Demonstration Board PCB Layout
www.ti.com
Figure 6. Upper Inner Layer
Figure 7. Lower Middle Layer
8
AN-1622 LM49100 Evaluation Board»
SNAA043A – October 2007 – Revised May 2013
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated