
Bill of Materials
www.ti.com
10.2 Avoiding Typical Design/Layout Problems
Avoid ground loops or running digital and analog traces parallel to each other (side-by-side) on the same
PCB layer. When traces must cross over each other, do so at 90 degrees. Running digital and analog
traces at 90 degrees to each other from the top to the bottom side as much as possible will minimize
capacitive noise coupling and crosstalk.
11
Bill of Materials
Designator
Part Description
Value
Package Type
Manufacturer
Manufacturer's
Part Number
C1
Tantalum Capacitor
2.2
μ
F
1206
CAVSS
Tantalum Capacitor
2.2
μ
F
1206
CBYPASS
Tantalum Capacitor
2.2
μ
F
1206
CCPUMP1
Tantalum Capacitor
4.7
μ
F
1206
CCPUMP2
Multilayer Ceramic Capacitor
0.1
μ
F
0805
CINL
Multilayer Ceramic Capacitor
0.22
μ
F
0805
CINR
Multilayer Ceramic Capacitor
2.2
μ
F
0805
CMINN
Multilayer Ceramic Capacitor
1
μ
F
0805
CMINP
Multilayer Ceramic Capacitor
1
μ
F
0805
CSUPPLY1
Tantalum Capacitor
2.2
μ
F
1206
CSUPPLY2
Multilayer Ceramic Capacitor
0.1
μ
F
0805
HPL
2–pin header, 100 mil pitch
1x2 Header
HPR
2–pin header, 100 mil pitch
1x2 Header
I2C 6–pin
6–pin header, 100 mil pitch
2x3 Header
Header
Left Input
2–pin header, 100 mil pitch
1x2 Header
Mono Input
4–pin header, 100 mil pitch
1x2 Header
Right Input
2–pin header, 100 mil pitch
1x2 Header
Speaker
2–pin header, 100 mil pitch
1x2 Header
Stereo
Headphone Jack
Headphone Jack
V
DD
2–pin header, 100 mil pitch
1x2 Header
Mono Class AB Audio Subsystem
U1
with a True-Ground Headphone
Texas Instruments
LM49100
Amplifier
12
Demonstration Board PCB Layout
NOTE:
The LM49100 is controlled through an I
2
C compatible interface. The I
2
C chip address is 0xF8
(ADR pin = 0) or 0xFAh (ADDR pin = 1).
Figure 4
through
Figure 9
show the different layers used to create the LM49100 four-layer demonstration
board.
Figure 4
is the silkscreen that shows parts location,
Figure 5
is the top layer,
Figure 6
is the upper
inner layer,
Figure 7
is the lower middle layer,
Figure 8
is the bottom layer, and
Figure 9
is the bottom
silkscreen layer.
6
AN-1622 LM49100 Evaluation Board»
SNAA043A – October 2007 – Revised May 2013
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated