www.ti.com
PCB Layouts and Schematics
Figure 67. Signal 1 and GND (Layer 3)
Figure 68. Signal 2 and GND (Layer 4)
57
SLAU572B – June 2014 – Revised July 2014
AFE4403 Development Guide
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated