background image

1

2

3

4

5

6

A

B

C

D

6

5

4

3

2

1

D

C

B

A

ti

12500 TI Boulevard.  Dallas, Texas 75243

Title:

SHEET:

OF:

FILE:

SIZE:

DATE:

REV:

14-Jul-2006

Drawn By:

Engineer:

5

6

7

U2B

OPA2340

3

2

1

8

4

U2A

OPA2340

Vref

AVdd

TP8

C10
0.1uF

C7
0.1uF

C8

10uF

A0+
A0-

A1-
A1+

B0+
B0-

B1-
B1+

C0+
C0-

C1-
C1+

DC_D0
DC_D1
DC_D2
DC_D3
DC_D4
DC_D5
DC_D6
DC_D7
DC_D8
DC_D9
DC_D10
DC_D11
DC_D12
DC_D13
DC_D14
DC_D15

DC_AWE

DC_ARE#

DC_TOUT

DC_INTa

FD

HOLD_B#

HOLD_A#

ADD

RESET#

AVdd

DVdd

BVdd

DC_TOUTa

HOLD_C#

HOLD_B#

HOLD_A#

HOLD_C#

ADD

TP10

TP12

EXT. REF.

C38
0.1uF

C39
0.1uF

C37
0.1uF

C40
0.1uF

C48
0.1uF

C46
0.1uF

C47
0.1uF

AVdd

ADC Bypass

BVdd

DVdd

C45

0.1uF

W3

R23

10K

W7

BVdd

BA0

CS#

BA2
BA1

R22
10K

W6

BVdd

J7

W8

R31
49.9

CLK

Tom Hendrick

Tom Hendrick

B

A

ADS8364/65 Modular Evaluation Module

2

3

TP21

TP11

TP24

TP16

TP23

TP13

TP14

TP15

R18
10K

R17
10K

R16
10K

TP17

ADD = CLKX1 (GP OUT)

HOLD B# = FSX1 (GP OUT)

HOLD A# = CLKR1 (GP OUT)

HOLD C# = FSR1 (GP OUT)
RESET# = DX1 (GP OUT)
FD = DR1 (GP IN)

McBSP 1 Setup

BVdd

TP22

ADC Data Bus

1

2

3

4

5

6

7

8

9

10

11 12
13 14
15 16
17 18
19 20
21 22
23 24
25 26
27 28
29 30
31 32

J6

Parallel Control

 1

 2

 3

 4

 5

 6

 7

 8

 9

 10

 11  12
 13  14
 15  16
 17  18
 19  20

J5

DC_CSa

A

B

C

W4

BVdd

C12

0.1uF

R19
10K

DC_D0
DC_D1
DC_D2
DC_D3
DC_D4
DC_D5
DC_D6
DC_D7
DC_D8
DC_D9
DC_D10
DC_D11
DC_D12
DC_D13
DC_D14
DC_D15

DC_AWE
DC_ARE#

DC_TOUT
DC_INTa

ADC Control 

 1

 2

 3

 4

 5

 6

 7

 8

 9

 10

 11  12
 13  14
 15  16
 17  18
 19  20

J1

RESET#

1B1

2

1B2

3

2B1

5

2B2

6

3B1

11

3B2

10

4B1

14

4B2

13

1A

4

2A

7

3A

9

4A

12

/OE

15

S

1

16

8

U3

SN74CBT3257PWR

EVM_A0

EVM_A1

EVM_A2

BA0

BA1

BA2

EVM_A3

DC_CSa

CS#

M_A0
M_A1
M_A2

M_A0
M_A1
M_A2

C3
0.1uF

TP2

+VIN

D2
Green

R26

2K

C2
0.1uF

TP1

-VIN

C5
10uF

C6
10uF

D1
Green

R27

2K

+VA

-VA

+5VD

1

2

3

4

5

6

7

8

9

10

JP1

+3.3VD

+5VA +VA

-VA -5VA +VD1

+1.8VD

AGND

DGND

R15

0 ohm

C11
0.1uF

TP20

+3.3VD

W5

BVdd

R32

0 ohm

+5VD

C13

10uF

BGND

FB2

FB3

FB4

DVdd

C49
0.1uF

TP9

AVdd

C41
0.1uF

TP3

C15

10uF

C9
10uF

+5VD

+5VA

FB5

FB1

R34
10K

BVdd

/NAP

/NAP

R35
10K

BVdd

R36
49.9

BGND

BGND

A0+

63

A0-

64

A1+

2

A1-

1

B0+

6

B0-

7

B1+

12

B1-

11

C0+

16

C0-

17

C1+

19

C1-

18

AVdd

59

AVdd

3

AVdd

8

AVdd

13

BVdd

50

BVdd

24

DV

d

d

22

AG

N

D

60

AG

N

D

4

AG

N

D

9

AG

N

D

14

DGND

21

BG

N

D

25

BG

N

D

32

REFIN

62

REFOUT

61

D15

33

D14

34

D13

35

D12

36

D11

37

D10

38

D9

39

D8

40

D7

41

D6

42

D5

43

D4

44

D3

45

D2

46

D1

47

D0

48

FD

26

EOC#

27

CLK

28

RD#

29

WR#

30

CS#

31

RESET#

51

ADD

52

A2

53

A1

54

A0

55

HOLD_A#

56

HOLD_B#

57

HOLD_C#

58

BYTE

23

A_REF

5

B_REF

10

C_REF

15

BG

N

D

49

NA

P

20

U4

ADS8364/65

W10

GP(CLKR)
GP(FSX)
GP(FSR)

GP(CLKR)
GP(FSX)
GP(FSR)

2

4

5

3

U6

SN74X1G04

EVM_A0

EVM_A1

EVM_A2

EVM_A3

1A

2

1Y

3

14

7

1OE

1

2A

5

2Y

6

2OE

4

3A

9

3Y

8

3OE

10

4A

12

4Y

11

4OE

13

U7

SN74AHC125

BVdd

A0

A1

A2

A3

C52

0.1uF

A0
A1
A2
A3

BVdd

Summary of Contents for ADS8364

Page 1: ...10 List of Figures 1 Channel A0 Input Circuit 3 2 Channel A1 Input Circuit 4 3 ADS8364 654MEVM Assembly Drawing 9 List of Tables 1 Typical Analog Input Buffer Circuit Values 3 2 Header Socket Combinations at J5 5 3 J1 Pinout and Functions 6 4 JP1 Pinout 6 5 ADS8364 65MEVM Jumpers 7 6 ADS8364 65MEVM Bill of Materials 7 Full featured evaluation board for the ADS8364 and ADS8365 250 kHz 16 bit 6 chan...

Page 2: ... maximum output rate 250 kHz per channel effective 1 5 MSPS throughput max the read function can be performed during the start of the next conversion The analog input to the EVM is divided in two parts Connector J4 provides access to input channels A0 and A1 through two different amplifier circuit configurations The input buffer configuration of channel A0 presents a typical front end circuit for ...

Page 3: ...omponents and setting the appropriate jumper it is possible to configure the input buffer to accept bipolar input voltages Table 1 is related to the schematic presented in Figure 1 and represents just a few of the possible input configurations Table 1 Typical Analog Input Buffer Circuit Values Input Voltage R3 R2 R1 R4 W2 R28 R25 R24 R29 W1 Refer to Figure 1 Default open 5kΩ 5kΩ 5 kΩ 1 2 0 5 0 2 5...

Page 4: ...2 The INA159 is powered from the 5 V analog supply and arranged as a noninverting amplifier with a gain of 0 2 The internal 2 5 V reference voltage of the ADS836x is applied to both REF1 and REF2 pins of the INA159 to provide a direct 10 V interface with built in level translation to the noninverting input of channel A1 Figure 2 Channel A1 Input Circuit The analog inputs to the remaining ADS836x i...

Page 5: ...Card Chip Select active low signal used to access the EVM J5 3 DC_AWE Write Strobe signal not used on the ADS8364 65M EVM J5 5 DC_ARE Read Strobe active low signal used to access parallel data J5 7 EVM_A0 EVM Address line 0 used with U3 to control A0 J5 9 EVM_A1 EVM Address line 1 used with U3 to control A1 J5 11 EVM_A2 EVM Address line 2 used with U3 to control A2 J5 13 EVM_A3 EVM Address line 3 ...

Page 6: ...S8364 3 4 5VA Unused DGND 5 6 AGND 1 8VD Unused 7 8 VD1 Unused 3 3VD used with W5 for support circuitry 9 10 5VD 5V to pin 22 of the ADS8364 and pin 22 of the ADS8365 Alternate power sources can be applied via various test points located on the EVM See the schematic at the end of this document for details Note while filters are provided for all power supply inputs optimal performance of the EVM re...

Page 7: ...ion clock can be monitored at TP21 Table 5 provides a list of jumpers found on the EVM and their factory default conditions Table 5 ADS8364 65MEVM Jumpers Jumper Shunt Position Jumper Description W1 Pins 1 2 Controls CHA1 input source selection W2 Pins 1 2 Controls CHA1 input source selection W3 Pins 2 3 Controls reference source default is internal W4 OPEN 3x2 Jumper to control A0 A1 A2 W5 Pins 1...

Page 8: ...49 9 Ω 0603 1 0 1W Resistor Yageo Corp RC0603FR 0749R9L R31 R36 R16 R19 R22 R23 10kΩ 0603 5 0 1W Resistor Yageo Corp RC0603JR 0710KL R34 R35 R26 R27 2kΩ 0805 0 1W Resistor Yageo Corp 9C08052A2001JLHFT R15 R32 0 Ω 0603 0 1W Resistor Yageo Corp RC0603JR 070RL TP1 TP3 TP8 Tp9 Red Test Point Loop Keystone 5000 TP10 TP20 AGND DGND TP12 Black Test Point Loop Keystone 5001 TP11 TP13 TP17 SMT Test Point L...

Page 9: ...ayer of the ADS8364 65MEVM and provides quick access to component designator found on the PWB Complete Gerber files are available on request Figure 3 ADS8364 654MEVM Assembly Drawing The entire circuit schematic for the ADS8364 65MEVM appears on the following page SLAU189 September 2006 ADS8364 65MEVM 9 Submit Documentation Feedback ...

Page 10: ...Amp Bypass R8 49 9 R7 49 9 R5 49 9 R6 49 9 R12 49 9 R11 49 9 R9 49 9 R10 49 9 R14 49 9 R13 49 9 Tom Hendrick Tom Hendrick B A ADS8364 65 Modular Evaluation Module 1 3 C30 100pF C31 100pF C28 100pF C27 100pF C34 100pF C29 100pF C33 100pF C32 100pF C25 100pF C26 100pF C44 1nF A0In C43 1nF C36 1nF C42 1nF C35 1nF Note Components marked NI are NOT installed Analog Input 1 2 3 4 5 6 7 8 9 10 11 12 13 1...

Page 11: ...C_D7 DC_D8 DC_D9 DC_D10 DC_D11 DC_D12 DC_D13 DC_D14 DC_D15 DC_AWE DC_ARE DC_TOUT DC_INTa ADC Control 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 J1 RESET 1B1 2 1B2 3 2B1 5 2B2 6 3B1 11 3B2 10 4B1 14 4B2 13 1A 4 2A 7 3A 9 4A 12 OE 15 S 1 16 8 U3 SN74CBT3257PWR EVM_A0 EVM_A1 EVM_A2 BA0 BA1 BA2 EVM_A3 DC_CSa CS M_A0 M_A1 M_A2 M_A0 M_A1 M_A2 C3 0 1uF TP2 VIN D2 Green R26 2K C2 0 1uF TP1 VIN C5 ...

Page 12: ...ional Amplifiers data sheet SBOS054 4 INA159 Precision Gain of 0 2 Level Translation Difference Amplifier data sheet SBOS333 5 5 6K Interface Board User s Guide SLAU104 6 DAP Signal Conditioning Board User s Guide SLAU105 7 HPA MCU Interface Board User s Guide SLAU106 8 Designing Modular EVMs for Data Acquisition Products application report SLAA185 9 Data Converters for Industrial Power Management...

Page 13: ...roduct This notice contains important safety information about temperatures and voltages For additional information on TI s environmental and or safety programs please contact the TI application engineer or visit www ti com esh No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine process or combination in which such TI products...

Page 14: ...siness practice TI is not responsible or liable for any such statements TI products are not authorized for use in safety critical applications such as life support where a failure of the TI product would reasonably be expected to cause severe personal injury or death unless officers of the parties have executed an agreement specifically governing such use Buyers represent that they have all necess...

Reviews: