background image

 

 

TIP606 User Manual Issue 1.3 

Page 12 of 15 

4.8 Interrupt Vector Register (IVEC) 

Bit 

Symbol

Description 

Access

Reset 
Value 

7:0  

8 bit interrupt vector loaded by software. After power up or 
reset all bits of this register are reset to ‘0’. 

R/W  

Figure 4-8 :  Interrupt Vector Register (IVEC) 

4.9 Debounce Time Register (DEBTIME) 

Bit 

Symbol

Description 

Access

Reset 
Value 

7:0 

 

8 bit debounce preload value  
The value 0 in this register sets the debounce time to a 
minimum of 900µs (default after reset), if the debouncer is 
enabled in the Global Control Register. A value of 255 sets 
the debounce time to a maximum of 230.4ms. The debounce 
time is common for all inputs. 
The programmable debounce time can be calculated as 
follows: 
Debounce time = (

x

+1) * 900µs  

x

: 8 bit preload value in the range from 0 to 255. 

R/W  

Figure 4-9 :  Debounce Time Register (DEBTIME) 

The debounce time value can have a tolerance of up to +/-15% of the calculated value. The 
debouncer will be enabled by writing ‘1’ to bit 2 of the Global Interrupt Control Register. 

Summary of Contents for TIP606

Page 1: ...ember 2006 D75606800 TEWS TECHNOLOGIES GmbH TEWS TECHNOLOGIES LLC Am Bahnhof 7 25469 Halstenbek Germany www tews com Phone 49 0 4101 4058 0 Fax 49 0 4101 4058 19 e mail info tews com 9190 Double Diamo...

Page 2: ...uct described in this document at any time without notice TEWS TECHNOLOGIES GmbH is not liable for any damage arising out of the application or use of the device described herein Style Conventions Hex...

Page 3: ...3 Page 3 of 15 Issue Description Date 1 0 First Issue March 2000 1 1 General Revision October 2003 1 2 Correction of figure Input Circuit in chapter Functional Description January 2006 1 3 New addres...

Page 4: ...4 3 Global Control Register GLBCONT 10 4 4 Interrupt Enable Register Rising Edge INTENALH 10 4 5 Interrupt Enable Register Falling Edge INTENAHL 11 4 6 Interrupt Status Register Rising Edge INTSTATLH...

Page 5: ...0 FIGURE 4 4 INTERRUPT ENABLE REGISTER RISING EDGE INTENALH 10 FIGURE 4 5 INTERRUPT ENABLE REGISTER FALLING EDGE INTENAHL 11 FIGURE 4 6 INTERRUPT STATUS REGISTER RISING EDGE INTSTATLH 11 FIGURE 4 7 IN...

Page 6: ...s a high differential input resistance of 112 kohms typically The interface circuit will detect a logic 1 if the differential voltage is typically greater than 14 0V and it will detect a logic 0 if th...

Page 7: ...nsition Number of Inputs 16 differential Maximum Input Voltage 44V between U_in and U_in Input Isolation Voltage 500Vpp Input Switching Level High level 14 0V typical 25 C 13 0V 16 0V Low level 3 5V t...

Page 8: ...I 0x49 0x03 ASCII P 0x50 0x05 ASCII A 0x41 0x07 ASCII C 0x43 0x09 Manufacturer ID 0xB3 0x0B Model Number 0x2E 0x0D Revision 0x10 0x0F Reserved 0x00 0x11 Driver ID Low Byte 0x00 0x13 Driver ID High Byt...

Page 9: ...t Enable Register Rising Edge 16 R W 0x06 INTENAHL Interrupt Enable Register Falling Edge 16 R W 0x08 INTSTATLH Interrupt Status Register Rising Edge 16 R W 0x0A INSTATHL Interrupt Status Register Fal...

Page 10: ...obal interrupt enable bit 1 enables all possible interrupts of the TIP606 on interrupt request line INTREQ0 of the IP bus 0 disables all interrupts R W Figure 4 3 Global Control Register GLBCONT 4 4 I...

Page 11: ...rrupt status bit of corresponding input for the rising edge Bit 0 reflects the interrupt request state of input 1 and bit 15 reflects the interrupt request state of input 16 for the rising edge Read 0...

Page 12: ...in this register sets the debounce time to a minimum of 900 s default after reset if the debouncer is enabled in the Global Control Register A value of 255 sets the debounce time to a maximum of 230 4...

Page 13: ...P606 will detect a high level typically at input voltages greater than 14 0V and a low level at input voltages typically lower than 3 5V These values can vary with the resistor deviation max 1 and the...

Page 14: ...TIP606 User Manual Issue 1 3 Page 14 of 15 The input stage of the TIP606 is designed to sense high side or low side switching Figure 5 2 High Side and Low Side Switching...

Page 15: ...Input 4 33 Not used 9 Input 5 34 Not used 10 Input 5 35 Not used 11 Input 6 36 Not used 12 Input 6 37 Not used 13 Input 7 38 Not used 14 Input 7 39 Not used 15 Input 8 40 Not used 16 Input 8 41 Not u...

Reviews: