
Chapter 3: Hardware
P52
3-2
3.3
I/O Mapped Devices
3.3.1
I/O Space
External I/O devices can use I/O mapping for access. You can access such I/O devices with
inportb(port)
or
outportb(port,dat).
These functions will transfer one byte of data to the specified I/O address. Refer to
the software chapter of the controlling Engine’s technical manual for additional information on I/O space
and access.
The tables below shows more information about I/O mapping,
I/O
space
Select Signal
Location
Usage
0x00,02,04,06
/PP1
U1 pin 7
/PPI for PPI
0x10 /RD
/AD
U15 pin 31
/AD for AD7655
0x20 /RD
/AD1
U22 pin 31
/AD1 for AD7655
0x10 /WR
LD
U3 pin 27
LD for DA8544
0x20 /WR
/DA
U3
/DA for DA8544
0x30 /WR
/ADR
U2 pin 11
/ADR for ethernet
0x40 /RD
/RDT
U16 pin 1
/RDT read optos
0x48 /RD
0x50
/HP1
/HP2
U6 pin 4
U8 pin 4
read HP2020 (U6)
read HP2020(U8)
0x60 /WR
0x68
/HV1
/HV2
U23 pin 4
U24 pin 4
write HC259 (U23)
write HC259 (U24)
0x70
0x78
/CV
/CV1
U15 pin 35
U22 pin 35
/CV for AD7655 (U15)
/CV1 for AD7655 (U22)
Table 3.1
186-Engine Mapping
I/O
space
Select Signal
Location
Usage
0x1080,82,84,86
/PP1
U1 pin 7
/PPI for PPI
0x1090 /RD
/AD
U15 pin 31
/AD for AD7655
0x10A0 /RD
/AD1
U22 pin 31
/AD1 for AD7655
0x1090 /WR
LD
U3 pin 27
LD for DA8544
0x10A0 /WR
/DA
U3
/DA for DA8544
0x10B0 /WR
/ADR
U2 pin 11
/ADR for ethernet
0x10C0 /RD
/RDT
U16 pin 1
/RDT read optos
0x10C8 /RD
0x10D0
/HP1
/HP2
U6 pin 4
U8 pin 4
read HP2020 (U6)
read HP2020(U8)
0x10E0 /WR
0x10E8
/HV1
/HV2
U23 pin 4
U24 pin 4
write HC259 (U23)
write HC259 (U24)
0x10F0
0x10F8
/CV
/CV1
U15 pin 35
U22 pin 35
/CV for AD7655 (U15)
/CV1 for AD7655 (U22)
Table 3.2
586-Engine Mapping