Terasic HDMI-FMC, User Manual

Page: 26 / 46

- 25 -
HDMI-FMC_User_Manual www.terasic.com
August 6, 2019
TPI 0x3D[3] to indicate a CPI Event Pending status. Note that the event itself must be cleared from the CPI registers
(writing 1 to TPI
0x3D[3] has no effect).
To further clarify: Setting TPI 0x3C[3] = 1 simply allows the CPI interrupt pending status registers to reflect into
TPI
0x3D[3]. The interrupt is caused by enabling its source in the CPI registers, not by setting TPI 0x3C[3] = 1; the
interrupt would happen even if this bit were 0. It is only a convenient way to be able to see the pending CPI interrupt
status from the main TPI interrupt register.
Audio Error. The Audio Error event indicates that an event related to the incoming S/PDIF audio stream has been
detected and handled automatically. The most common event is a change in audio header f s information. The
hardware handles the event without a need for intervention, but the host can use this interrupt to read back the
updated status information. No audio events related to I2S input are reported.
Security Status Change. Any change in the link status value (TPI 0x29[5:4]) generates a Security Status Change
event so the host can take appropriate action to re-establish the link.
HDCP V* Value Ready. Once a V* value is selected, this event indicates that the computation has completed and
the value is available (TPI 0x31[3] = 1).
HDCP Authentication Status Change. An authentication status change event reflects changes in TPI 0x29[7:6],
indicating that:
•
The previous authentication request (from a write to the Protection Level bit) has completed successfully.
•
The extended authentication process failed to complete within ~5s.
•
An Ri mismatch has caused authentication to fail.
◼
TPI System Reset and Control
The transmitter subsystem has additional control necessary from the firmware
Table 3-12 TPI Soft Reset (R/W)
Offset Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
0x40
[00]
TPI Soft Reset and Control
Alternative
TMDS Clock
Stable
0 = Unstable
1 = Stable
TMDS
Clock Stable
0 = Unstable
1 = Stable
RSVD
Deep Color
GCP Packet
0 = Disable
1 = Enable
RSVD
Software
Reset
0 = Disable
1 = Enable
Software Reset
– Reset all sections, including the audio FIFO, except registers that are user configurable.