Appendix B: BIOS POST Codes
B-1
This section lists the POST (Power On Self Test) codes for the PhoenixBIOS. POST
codes are divided into two categories: recoverable and terminal.
Recoverable POST Errors
When a recoverable type of error occurs during POST, the BIOS will display
an POST code that describes the problem. BIOS may also issue one of the
following beep codes:
1 long and two short beeps - video configuration error
1 continuous long beep - no memory detected
Terminal POST Errors
If a terminal type of error occurs, BIOS will shut down the system. Before
doing so, BIOS will write the error to port 80h, attempt to initialize video and
write the error in the top left corner of the screen.
The following is a list of codes that may be written to port 80h.
Appendix B
BIOS POST Codes
POST Code
Description
02h
Verify Real Mode
03h
Disable Non-Maskable Interrupt (NMI)
04h
Get CPU type
06h
Initialize system hardware
07h
Disable shadow and execute code from the ROM.
08h
Initialize chipset with initial POST values
09h
Set IN POST flag
0Ah
Initialize CPU registers
0Bh
Enable CPU cache
0Ch
Initialize caches to initial POST values
0Eh
Initialize I/O component
0Fh
Initialize the local bus IDE
10h
Initialize Power Management
11h
Load alternate registers with initial POST values
12h
Restore CPU control word during warm boot
13h
Initialize PCI Bus Mastering devices
Summary of Contents for 7042M-6
Page 1: ... SUPERSERVER 7042M 6 USER SMANUAL 1 0a SUPER ...
Page 5: ...v Preface Notes ...
Page 10: ...Notes SUPERSERVER 7042M 6 Manual x ...
Page 16: ...SUPERSERVER 7042M 6 Manual 1 6 Notes ...
Page 24: ...2 8 SUPERSERVER 7042M 6 Manual Figure 2 6 Accessing the Inside of the SuperServer 7042M 6 ...
Page 92: ...7 24 SUPERSERVER 7042M 6 Manual Notes ...
Page 98: ...A 6 SUPERSERVER 7042M 6 Manual Notes ...