Supermicro SuperServer 6048R-TXR, User Manual

Page: 59 / 132

Chapter 5: Advanced Serverboard Setup
5-13
Figure 5-8. X10DRX Layout
(not drawn to scale)
5-7 Serverboard Details
Note: Jumpers not indicated are for test purposes only.
FANB
COM1
IPMI LAN
USB 4/5 (3.0) USB 0/1 (2.0) LAN1 LAN2
CPU2
CPU1
VGA UID-SW
UID-LED
FANC
BMC FWR
COM2
X10DRX
Rev. 100
JIPMB1
JPL1
JPB1
JPG1
JPME2
JWD1
CPU1 Slot1 PCI-E 3.0x8
CPU1 Slot2 PCI-E 3.0x8 CPU1 Slot3 PCI-E 3.0x8 CPU1 Slot4 PCI-E 3.0x8
CPU1 Slot5 PCI-E 3.0x8
CPU2 Slot6 PCI-E 3.0x8
CPU2 Slot7 PCI-E 3.0x8
CPU2 Slot8 PCI-E 3.0x8 CPU2 Slot9 PCI-E 3.0x8 CPU2 Slot10 PCI-E 3.0x8
CPU2 Slot1
1 PCI-E 2.0x4 in x8
JP
I2C1
P1-DIMMA1 P1-DIMMA2 P1-DIMMB1 P1-DIMMB2
Always populate DIMM1 first
USB 6 (3.0)
TPM/Port80
Front CTRL Panel JF1
USB 2/3 (2.0)
USB 7/8 (3.0)
S-SATA0 S-SATA1 S-SATA2 S-SA
TA3
I-SA
TA0 I-SA
TA2
I-SA
TA1 I-SA
TA3
I-SA
TA5
I-SGPIO1 I-SGPIO2 S-SGPIO1
JL1
I-SA
TA4
FANA
JSD2
JSD1
JBT1
JBAT1
Battery
BIOS
SP1
FAN3
JVR1
FAN2
FAN6
CPU1
FAN1
JPWR1
JPWR2
JPWR3
FAN7
CPU2
P1-DIMMD2 P1-DIMMD1 P1-DIMMC2 P1-DIMMC1
P2-DIMMF2 P2-DIMMF1 P2-DIMME2 P2-DIMME1
P2-DIMMG1 P2-DIMMG2 P2-DIMMH1 P2-DIMMH2
JSTBY1
JI2C1 JI2C2
J23
FAND
FAN4 FAN5
JPWR4
JNVI2C1 JNVI2C2
BMC CTRL
LAN CTRL
PCH
JTPM1
JUIDB1
LEM1
LED2
LED1
X10DRX Quick Reference
Jumper Description Default Setting
JBT1 Reset BIOS Configuration See Section 5-9
JI
2
C1/JI
2
C2 SMB to PCI-E Slots Pins 2-3 (Disabled)
JPB1 BMC Enable/Disable Pins 1-2 (Enabled)
JPG1 VGA Enable/Disable Pins 1-2 (Enabled)
JPL1 LAN 1/2 Enable/Disable Pins 1-2 (Enabled)
JPME2 ME Manufacturing Mode Select Pins 1-2 (Normal)
JWD1 Watch Dog Timer Pins 1-2 (Reset)