Supermicro PIIISEA, User Manual

Page: 3 / 88

Preface
About This Manual
T h i s m a n u a l i s w r i t t e n f o r s y s t e m i n t e g r a t o r s , P C t e c h n i c i a n s a n d
knowledgeable PC users. It provides information for the installation and use
of the SUPER PIIISED/PIIISEA motherboard. The SUPER PIIISED/PIIISEA
supports Pentium ® III 450-600 MHz, Pentium II 233-450 MHz and SEPP
Celeron TM 266-466 MHz processors .
Pentium II/III processors with the Dual Independent Bus (DIB) architecture are
housed in a package called a Single Edge Contact Cartridge (S.E.C.C.) .
Celeron processors that are packaged in the SEPP (Single Edge Processor
Package) cartridge are also supported by the PIIISED/PIIISEA. These car-
tridge packages and their associated "Slot 1" infrastructure will provide the
headroom for future high-performance processors.
Manual Organization
Chapter 1 includes a checklist of what should be included in your mainboard
box, describes the features, specifications and performance of the SUPER
PIIISED/PIIISEA mainboard and provides detailed information about the
chipset.
Chapter 2 begins with instructions on handling static-sensitive devices. Read
this chapter when you want to install the processor and DIMM memory mod-
ules and when mounting the mainboard in the chassis. Also refer to this
chapter to connect the floppy and hard disk drives, the IDE interfaces, the
parallel and serial ports and the twisted wires for the power supply, the reset
button, the keylock/power LED, the speaker and the keyboard.
If you encounter any problems, see Chapter 3, which describes troubleshoot-
ing procedures for the video, the memory and the setup configuration stored
in CMOS. For quick reference, a general FAQ [Frequently Asked Questions]
section is provided. Instructions are also included for contacting technical
support. In addition, you can visit our web site at www.supermicro.com/
techsupport.htm for more detailed information.
Chapter 4 includes an introduction to BIOS and provides detailed information
on running the CMOS Setup utility.
iii
Preface