MBI-6119G-C4/T4 MicroBlade Modules User’s Manual
5-8
Adjacent Cache Line
Prefetch
Use this feature to turn on/off prefetching of adjacent cache lines. Options
include either
Enable
or Disable.
CPU AES
This feature allows you to
Enable
/Disable CPU Advanced Encryption
Standard instructions.
Boot Performance Mode
This feature allows you to select the performance state that the BIOS will
set before OS hand-off. Options include Power Saving,
Max Non-Turbo
Performance
and Turbo Performance.
Hardware P-States (HWP)
This option
Enables
/Disables Intel Speed Shift Technology support.
Enabling will expose the CPPC v2 interface to allow for hardware
controlled P-states.
Intel (R) Speed Shift
Technology
This feature Enables/
Disables
Intel Speed Shift Technology support.
Enabling will expose the CPPC v2 interface to allow for hardware
controlled P-states.
Intel (R) SpeedStep (tm)
This feature allows you to specify more than two frequency ranges to be
supported. Options include
Enabled
or Disabled.
Turbo Mode
This feature
Enables
or Disables Turbo Mode for your system.
Package Power Limit
MSR Lock
This feature Enables/
Disables
locking of the Package Power Limit
settings. When enabled, the PACKAGE_POWER_LIMIT MSR will be
locked and a reset will be required to unlock the register.
Power Limit 1 Override
This feature Enables/
Disables
Power Limit 1 Override. If this option is
disabled, BIOS will program the default values for Power Limit 1 and
Power Limit 1 Time Window.
Power Limit 2 Override
This feature
Enables
/Disables Power Limit 2 Override. If this option is
disabled, BIOS will program the default values for Power Limit 2.
Power Limit 2
This feature specifies a value in Milliwatts and step-size in 125mW. If the
value is 0, BIOS will program this value as 1.25*TDP. The processor
applies control policies such that the package power does not exceed this
limit.
1-Core Ratio Limit
Override
This feature specifies the core ratio limit for 1 core active. A value of 0
means using the factory-configured value.
2-Core Ratio Limit
Override
This feature specifies the core ratio limit for 2 cores active. A value of 0
means using the factory-configured value.
3-Core Ratio Limit
Override
This feature specifies the core ratio limit for 3 cores active. A value of 0
means using the factory-configured value.
4-Core Ratio Limit
Override
This feature specifies the core ratio limit for 4 cores active. A value of 0
means using the factory-configured value.
CPU C-States
This feature
Enables
or Disables CPU C-states.
Enhanced C-States
This feature enables or disables C1E. When
Enabled
, the CPU will switch
to a minimum speed when all cores enter C-State.
C-State Auto Demotion
This feature configures C-State Auto Demotion. Options include Disabled,
C1, C3 or
C1 and C3
.
C-State Un-Demotion
This feature configures C-State Un-demotion. Options include Disabled,
C1, C3 or
C1 and C3
.
Table 5-4. CPU Configuration Sub-menu (Continued)
Menu Option
Description
Summary of Contents for MicroBlade MBI-6119G-C4
Page 1: ...MBI 6119G C4 MBI 6119G T4 MicroBlade Module User s Manual Revison 1 0b...
Page 24: ...2 13 Chapter 2 Standardized Warning Statements...
Page 29: ...MBI 6119G C4 T4 MicroBlade Module User s Manual 2 18 UL CSA Supermicro UL CSA...
Page 31: ...MBI 6119G C4 T4 MicroBlade Module User s Manual 2 20...