71
SCD-C222ES
Pin No.
Pin Name
I/O
Description
126
WARFI
I
Analog RF signal input for PSP physical disc mark detection from the CXD1881R (IC001)
127
WAVRB
I
A/D bottom reference terminal for PSP physical disc mark detection
128, 129
WAVSS
—
A/D ground terminal (for PSP physical disc mark detection)
130
VSIO
—
Ground terminal (for I/O)
131 to 134
DQ7 to DQ4
I/O
Two-way data bus with the D-RAM (IC808)
135
VDIO
—
Power supply terminal (+3.3V) (for I/O)
136 to 139
DQ3 to DQ0
I/O
Two-way data bus with the D-RAM (IC808)
140
VSIO
—
Ground terminal (for I/O)
141
DCLK
O
Clock signal output to the D-RAM (IC808)
142
DCKE
O
Clock enable signal output to the D-RAM (IC808)
143
XWE
O
Write enable signal output to the D-RAM (IC808)
144
XCAS
O
Column address strobe signal output to the D-RAM (IC808)
145
XRAS
O
Row address strobe signal output to the D-RAM (IC808)
146
VDIO
—
Power supply terminal (+3.3V) (for I/O)
147
TESTO
O
Output terminal for the test (normally: open)
148, 149
A11, A10
O
Address signal output to the D-RAM (IC808)
150
VSC
—
Ground terminal (for core)
151, 152
A9, A8
O
Address signal output to the D-RAM (IC808)
153
VDC
—
Power supply terminal (+2.5V) (for core)
154 to 157
A7 to A4
O
Address signal output to the D-RAM (IC808)
158
VSIO
—
Ground terminal (for I/O)
159 to 162
A3 to A0
O
Address signal output to the D-RAM (IC808)
163
VDIO
—
Power supply terminal (+3.3V) (for I/O)
164
XSRQ
O
Serial data request signal output to the CXD1882R (IC701)
165
XSHD
I
Header flag signal input from the CXD1882R (IC701)
166
SDCK
I
Serial data transfer clock signal input from the CXD1882R (IC701)
167
XSAK
I
Serial data effect flag signal input from the CXD1882R (IC701)
168
SDEF
I
Error flag signal input from the CXD1882R (IC701)
169 to 176
SD0 to SD7
I
Stream data signal input from the CXD1882R (IC701)
Summary of Contents for SCD-C222ES - Es Series 5 Disc
Page 99: ...99 SCD C222ES MEMO ...