SCD-C222ES
31
31
53 55 52 54 12
50
49
48
24
75
51
25
4 6 5 7 15 79 80 76 77
10 11 13
26 37 27 9 34
33 35
71
3
2
3
138
68
63
64
17
14
65
67
66
71
72
69
16
43 44
64
58
85 84 12 22 23
117
111
7 8
89 – 96
14 – 21
A0 – A7
D0 – D7
142
144
140
135
147
148
150
151
137
153 146 155 163 158 160
164
26
46
51
54
62
63
49
48
53
23
162
29
44, 41, 39, 35,
32, 30, 27, 24
31, 34, 37,
40, 43, 45
59, 56, 60
157
159
93
92
94
76
78
95
33
34
170
17
18
35
21 – 24, 27 – 32
79, 80, 82 – 87,
89, 91
41 – 44, 46 – 49
96, 97, 99, 101,
102, 104 – 106
2 – 5, 7 – 10
5, 7, 9
–
14
172
–
176, 1, 2, 4
66 – 69, 71,
73 – 75
169
167
109
107
16
21
20
19
18
17
113 114 115
1
FILTER
ASYMMETRY
CORRECTOR
EFM
DEMODULATOR
32K
RAM
D/A
DIGITAL
INTERFACE
CLOCK
GENERATOR
ERROR
CORRECTOR
DIGITAL
OUT
SUBCODE
PROCESSOR
DIGITAL CLV
PROCESSOR
CPU INTERFACE
DIGITAL PLL
INTERNAL BUS
C4M
XTSL
DIGITAL SIGNAL
PROCESSOR
IC509 (2/2)
RFAC
RFAC
ASYI
ASYO
FILO
PCO
XPCK
FILI
CLTV
D+3.3V
XTAO
XTAI
PCMD
WDCK
DOUT
MD2
XRST
C2PO
LRCK
BCK
MDAT
LRCK
BCLK
XRST CD,
MUTE CD
XRST DVD
WAVE SHAPER
Q302
OPTICAL
TRANSCEIVER
IC309
16
15
17
18
DIGITAL (CD)
OUT OPTICAL
DIGITAL (CD)
OUT COAXIAL
J303
(Page 32)
(Page 32)
(Page 33)
(Page 32)
19
(Page 32)
SD0 – SD7
SDEF
20
(Page 32)
21
(Page 32)
22
(Page 32)
23
(Page 32)
RFAC
768FS (33.8688MHz)
MDAT, BCLK, LRCK
XRST CD, MUTE CD, XRST DVD
HOST INTERFACE
DLRC
DDAT
MA10/MNT1
XMOE
XCAS
MA0
–
MA9
MDB8, MDB9,
MDBA
–
MDBF
MDB0
–
MDB7
DASYO
DASYI
ASF1
ASF2
WPK
XRAS
XMWR
MA11/MNT2
DBCK
XSAK,
XSHD,
XDCK,
XSAQ
WPK
XTAL
HDB0 –
HDB7
HDB8
HDB9
HDBA –
HDBF
HA0 –
HA2
HDRQ
XHRS
XHAC
XHWR
XHRD
HCS1
HCS0
HINT
REDY
• SIGNAL PATH
: SACD PLAY
: CD PLAY (ANALOG OUT)
: CD PLAY (DIGITAL OUT)
ATAPI
PACKET FIFO
ATAPI
REGISTER
DMA
FIFO
DAC
INTERFACE
CD ESP
OE
UCAS
WE
RAS
LCAS
A0 – A9
I/O8 – I/O15
I/O0 – I/O7
D-RAM
IC706
AUTHENTICATION
CPU
INTERFACE,
DMA
CONTROLLER
XTL1
XTL2
XTAL
APEO
GFS
XWAIT
XRD
XWR
XCS
XINT0
XINT1
DATA BUS
ADDRESS BUS
DATA BUS
ADDRESS BUS
INTEGRATOR
IC703 (1/2)
CENTER VOLTAGE
GENERATOR
IC703 (2/2)
A+3.3V
DVC
(+1.65V)
14
(Page 32)
13
(Page 32)
12
(Page 32)
8
(Page 30)
4
(Page 30)
XHRD, XHWR
A0 – A2
D0 – D7
SPDA, FJMP1/2
LDON
9
(Page 30)
SPIN
FJMP1
SPDA
FJMP2
TO SERVO AUTO
SEQUENCER
LOCK
MDP
DATA
SQCK
WFCK
EMPH
MUTE
GFS
RFCK
SQSO
EXCK
SBSO
SCOR
SENS
XLAT
CLOK
LOCK CD
DATA CD
CLOK CD
LAT CD
SENS CD
SCOR
SUBQ
XQCK
GFS CD
LDON
SPDA
APDO
JIT
JIT
GFS DVD
XRD
XWR
XCS DVD
INIT0 DVD
INIT1 DVD
XHRD
XHWR
XCS
XINT0
XINT1
FCS JMP 1
FCS JMP 2
DOCTRL
SPINDLE MOTOR DRIVE
IC708 (2/2)
SYNC
CONTROL
SUBCODE
DEINTERLEAVE & ECC
DESCRAMBLE
BUFFER
IC708 (1/2)
FFM
DEMODULATOR
RF
ASSYMMETRY
PLL
FILTER
ANALOG
MIXER
SPINDLE
CONRTOL
CD DSP INTERFACE
MDSOUT
MDIN1
MDPOUT
CLVS
SPO
MDIN2
WFCK
SCOR
SBIN
EXCK
XRCI
GSCOR
C2PO
LRCK
BCLK
MDAT
XRST
WFCK
SCOR
SBSO
EXCK
A0 – A7
D0 – D7
SACD DECODER
IC701
RFIN
CPU
IC901 (1/3)
MAIN DATA ECC & EDC
DVD-ROM CD-ROM
DMA CONTROLLER
(PRIORITY RESOLVE & SEQUENCER)
APDO
(Page 30)
XRST CD
MUTE CD
XHRD
XHWR
XCS
XINT0
XINT1
XSAK
XSAQ
XDCK
XSHD
6-2.
BLOCK DIAGRAM – SERVO Section –
Summary of Contents for SCD-C222ES - Es Series 5 Disc
Page 99: ...99 SCD C222ES MEMO ...