VAIO Digital Studio™ Reference Manual
82
Chip Configuration Sub-Menu
SDRAM Configuration
[By SPD]
User Define
7ns (143MHz)
8ns (125MHz)
SDRAM CAS Latency
[3T]
SDRAM RAS to CAS Delay
[3T]
SDRAM RAS Precharge Time
[3T]
SDRAM Cycle Time (Tras, Trc)
[5T, 7T]
6T, 8T
SDRAM Page Closing Policy
[All Banks]
One Bank
CPU Latency Timer
[Enabled]
Disabled
Onboard VGA
[Enabled]
Disabled
Display Cache Paging Mode
[Page open]
Page close
Video Memory Cache Mode
[UC]
USWC
Memory Hole At 15M-16M
[Disabled]
Enabled
PCI 2.1 Support
[Enabled]
Disabled
High Priority PCI Mode
[Enabled]
Disabled
Onboard PCI IDE Enable
[Both]
Primary
Secondary
Disabled
Summary of Contents for PCV-R553DS - Vaio Digital Studio Desktop Computer
Page 1: ......
Page 10: ...x ...
Page 14: ...xiv ...
Page 16: ...VAIO Digital Studio Reference Manual 2 Front View Front panel OM04694X VSD ...
Page 34: ...20 ...
Page 64: ...50 ...
Page 67: ...System Board 53 Diskette Drive Connector OM04701H VSD 2 34 Key pin 5 1 33 ...
Page 84: ...70 ...
Page 86: ...72 ...
Page 88: ...74 ...
Page 90: ...76 ...
Page 114: ...100 ...