— 93 —
Pin No.
Pin Name
I/O
Function
48, 49
50
51
52 to 55
56 to 60
61
62
63
64
65
66
67
68, 69
70 to 74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
O
—
—
O
O
O
O
—
O
O
O
O
I/O
I/O
—
I/O
I/O
I
O
O
O
O
O
O
O
O
O
—
O
I
I
I
I/O
I
O
O
I
I
O
—
Address signal output (Not used)
Ground
Power supply (+5V)
Address signal output
Address signal output
Output enable control signal output
Column address strobe signal output
Ground
Chip select signal output (Not used)
Address signal output
Row address strobe signal output
Read/write control signal output
Data signal input/output
Ground
Data signal input/output (Not used)
Input/output of error (C2PO) data to external RAM (Not used)
External RAM selection input for error data writing (“H”: External RAM) (Fixed at “L”)
RAM access BUSY signal output (Not used)
EMPTY or immediately before FULL of ATRAC data (When DSC=ASC+1: “H”)
(Not used)
FULL or immediately before EMPTY of ATRAC data (When ASC=DSC+1: “H”)
(Not used)
ATRAC data EMPTY (When DSC=ASC: “H”) (Not used)
Indicates recording/playback data main/sub (“H”: Sub, Linking: “L”: Main) (Not used)
Interpolation sync signal output (Not used)
DSC counter mode output (Not used)
System clock (512fs=22.5792 MHz) signal output
Ground
Main data sync detection signal output (Not used)
L/R clock signal input (44.1 kHz)
Bit clock signal input (2.8224 MHz)
C2PO signal input (Shows data error status)
Playback:C2PO (“H”)
Digital recording: D
In-Vflag
Analog recording: “L”
Recording: Recording audio data signal output
Playback: Playback audio data signal input
Input of digital audio input 16-bit data from CXD2535CR
Output of digital audio output 16-bit data to CXD2535CR
Disc drive and EFM encoder/decoder recording/playback mode output (Not used)
External monitor signal input
Pin 87 (SPO) input/output switching input pin (“L”:IN
“H”:OUT) (Not used)
(Fixed at “H”)
RAM controller internal master clock output (Not used)
Ground
A11, A10
VSS
VDD
A03 to A00
A04 to A08
XOE
XCAS
VSS
XCS
A09
XRAS
XWE
D1, D0
D2 to D6
VSS
D7
ERR
EXTC2R
BUSY
EMP
FUL
EQL
MDLK
CPSY
CTMD0
CTMD1
SPO
VSS
MDSY
LRCK
BCK
C2PO
DATA
DIDT
DODT
DIRCPB
MIN
SPOSL
MCK
VSS
Summary of Contents for MDS-JA50ES / Mode d’emploi
Page 8: ... 8 This section is extracted from instruction manual ...
Page 9: ... 9 ...
Page 10: ... 10 ...
Page 11: ... 11 ...
Page 12: ... 12 ...
Page 13: ... 13 ...
Page 14: ... 14 ...
Page 15: ... 15 ...
Page 16: ... 16 ...
Page 17: ... 17 ...
Page 18: ... 18 ...
Page 19: ... 19 ...
Page 20: ... 20 ...
Page 21: ... 21 ...
Page 22: ... 22 ...
Page 23: ... 23 ...
Page 24: ... 24 ...
Page 25: ... 25 ...
Page 41: ......
Page 42: ......
Page 43: ......
Page 44: ......
Page 45: ......
Page 46: ......
Page 47: ......
Page 48: ......
Page 49: ......
Page 50: ......
Page 51: ......
Page 52: ......
Page 53: ......
Page 54: ......
Page 55: ......
Page 56: ......