1
Overview
FlashRunner Quattro is composed of a mainboard which hosts the
programming and demultiplexing modules, plus various connectors used to
interface to the target system and host/ATE. FlashRunner Quattro is
available in three different models, to best suit different gang programming
needs:
FR04A04:
4 ISP channels system (4 true parallel channels), no ISP
channel demultiplexing;
FR04A08:
8 ISP channels system (4 parallel channels, each
demultiplexable to 2 channels, with galvanic isolation);
FR04A16:
16 ISP channels system (4 parallel channels, each
demultiplexable to 4 channels).
In all of the above con
fi
gurations, each of the ISP channels is composed of:
Six digital, bidirectional lines;
Two analog/digital lines (analog out, digital in/out);
Two power lines;
One ground line (common for all channels).
1.1.1 General features
Fastest programming algorithms (as fast as target device’s memory
technology limit), approved by silicon manufacturers;
Easy ATE integration;
Standalone operations (projects and code images stored on memory
cards);
Controllable by ATE through optoisolated LAN, RS-232 or parallel
control lines;
Supports most ISP protocols (BDM, JTAG, SPI, I2C, MON, ICC, SCI,
etc.);
Flexible, fully configurable;
Compact and robust design for production environments;
Data integrity guaranteed (every data transfer to/from the host system
or Secure Digital card is CRC tagged).
12