Sharp Aquos LC 37HV6U, Service Manual

Page: 64 / 264

64
64-1
64-2
LC-37HV6U
Ë
RH-IXA837WJN1Y (ASSY:IC1601-2)
Single-chip 8-bit CMOS microcomputer with Closed caption decoder and On-screen display controller.
»
Block Diagram
»
Pin Function
Pin No
.
Pin Name
I/O
Pin Function
22,14,21
VCC,AVCC,
Power supply
—
To VCC, AVCC5V ± 10 (Standard) C0V are impressed to VSS.
VSS
18
CNVSS
C
NVSS
Please connect with VSS.
25
RESET
Reset input
I
Required more than 2 mus to reset with a reset input terminal.
19
XIN
Clock input
I
It is the input-and-output terminal of a main clock generating circuit.
20
XOUT
Clock output
O
The clock generating circuit is built in and a setup of oscillation frequency is performed by connecting a ceramic resonance element or a crystal oscillation element between XIN and XOUT. When you use an external clock input, please connect the source of a clock oscillation to a XIN terminal, and open a XOUT terminal wide.
3,4,5,6,7,8,
P00/PWM0~
In/output port
I/O
A port P0 is an input-and-output port of 8 bits. It has the input-and-output
9,10
P05/PWM5,
P0
direction register, and can program whether it is made an input terminal for
P06/INT2/AD4,
every bit, or it is made an output terminal. At the time of reset, it becomes
P07/INT1
input mode. Output form is N channel open DOREIN output.
PWM output
O
P00 - P05 terminal are the PWM output terminal PWM0 - PWM5, and common use, respectively. Output form is N channel open DOREIN output.
External
I
P06 and P07 terminal are the INT external interruption input terminals INT2
interruption
and INT1 and common use, respectively.
input Analog input
I
P06 terminals are the analog input terminal AD4 and common use.
Pin No
.
Pin Name
I/O
Pin Function
35,34,33,32,
P10/OUT2,
In/output port
I/O
The port P1 has the function almost equivalent to a port P0 in the input-and-
31,30,29,28
P11/SCL1,
P1
output port of 8 bits. Output form is a CMOS output.
P12/SCL2,
OSD output
O
P10 terminals are the OSD output terminal OUT2 and common use. Output
P13/SDA1,
form is a CMOS output.
P14/SDA2,
Multi-master
I/O
P11 - P14 terminal are SCL1, SCL2, SDA1, SDA2 and common use,
P15/AD1/INT3,
12 C-BUS
respectively at the time of multi-master I2 C-BUS interface use. Output form
P16/AD2,
interface
is N channel open DOREIN output.
P17/AD3
Analog input
I
P10, P15 - P17 terminal are the analog input terminals AD8 and AD1 - AD3 and common use, respectively.
External
I
P15 terminals are the INT external interruption input terminal INT3 and
interruption
common use.
input
38,37,36,11,
P20/SCLK,
In/output port
I/O
The port P2 has the function almost equivalent to a port P0 in the input-and-
12,13,24,23
P21/SOUT,
P2
output port of 8 bits. Output form is a CMOS output
P22/SIN,
Serial I/O
I/O
P20 terminals are the serial I/O synchronous clock input-and-output
P23/TIM3,
synchronous
terminal SCLK and common use. Output form is N channel open drain
P24/TIM2,
clock
output.
P25,
in/output
P26/OSC1/
Serial I/O data
O
P21 terminals are the serial I/O data output terminal SOUT and common
XCIN,
output
use. Output form is N channel open drain output at the time of serial I/O use.
P27/OSC2/
Serial I/O data
I
P22 terminals are the serial I/O data input terminal SIN and common use.
XCOUT
input External clock
I
P23 and P24 terminal are the external clock input terminals TIM3 and TIM2
input
for timer for timers, and common use, respectively.
Clock input
I
P26 terminals are the clock input terminal OSC1 for OSD, and common
for OSD
use.
Clock output
O
P27 terminals are the clock input terminal OSC2 for OSD, and common use.
for OSD
Output form is a CMOS output.
Sub clock
I
P26 terminals are the sub clock input terminal XCIN and common use.
input Sub clock
O
P27 terminals are the sub clock input terminal XCOUT and common use.
output
Output form is a CMOS output.
27,26
P30/AD5,
In/output port
I/O
A port P30 and P31 are the input-and-output ports of 2 bits. It has the
P31/AD6,
P3
function almost equivalent to a port P0. Output form can choose either a CMOS output or N channel open drain output.
Analog input
I
P30 and P31 terminal are the analog input terminal AD5, AD6, and common use, respectively.
1,2
P50/HSYNC,
Input port P5
I
Port P5 is the input port of 2 bits.
P51/VSYNC
Horizontal
I
P50 terminals are the horizontal synchronized signal input terminal HSYNC
synchronized
for OSD, and common use.
signal Vertical
I
P51 terminal is the vertical synchronized signal input terminal VSYNC for
synchronized
OSD.
signal
42,41,40,39
P52/R,
Output port
O
P52 - P55 terminal are the output ports of 4 bits. Output form is a CMOS
P53/G,
P5
output.
P54/B,
OSD output
O
P52 - P55 terminal are the OSD output terminals R, G, B, and OUT1 and
P55/OUT1
common use, respectively. Output form is a CMOS output.
17
CVIN
Data slicer
I
Please input a composite video signal through a capacitor.
in/output
16
VHOLD
I
P
lease connect a capacitor between VHOLD and VSS.
15
HLF
I/O
Please connect the filter which consists of a capacitor and resistance between HLF and VSS.