8-81
R530/R730
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
Samsung
Confidential
Samsung
Confidential
Samsung
Confidential
5C TEST RAM GETWEEN 512K AND 640K
AC ENTER SETUP
46 CHECK ROM COPYRIGHT NOTICE
6C DISPLAY SHADOW MESSAGE
SAMSUN
G
BE CLEAR SCREEN
74 TEST REAL-TIME CLOCK
RE
V
DAT
E
91 INIT. LOCAL BUS HDD CONTROLLER
02 VERIFY REAL MODE
80 DISABLE ON-BOARD I/O PORT
PROPRIETARY INFORMATION THAT IS
D2 UNKNOWN INTERRUPT ERROR
1
C
ELECTRONICS
26 ENABLE A20
4
A0 SET TIME OF DA
Y
2
47 INIT. I20 SUPPORT IF INSTALLED
3
48 CHECK VIDEO CONFIGURE AGAINST CMOS
16 CHECK CHECKSUM
5A DISPLAY " PRESS ...... SETUP
"
TP for ICT free
A
76 CHECK FOR KEYBOARD EERROR
LAST EDIT
D0 INTERRUPT HANDLER ERROR
14 INIT. KEYBOARD CONTROLLER
B0 CHECK FOR ERRORS
54 SET KEYCLICK IF ENABLED
0B CPU CACHE ON
9C SETUP POWER MANAGEMEN
T
72 CHECK FOR CONFIGURATION ERROR
11 LOAD ALTERNATE REG.
08 INIT. CHIPSET REG.
1C RESET INTERRUP CONTROLLER
82 DETECT AND INSTALL EXT.RS232
C
B2 POST DONE-PREPARE TO BOOT O/S
6E DISPLAY NON-DISPOSABLE SEGMENT
86 RE-INIT. ON-BOARD I/O PORT
28 AUTO SIZING DRAM
7C SETUP HARDWARE INTERRUPT VECTOR
6A DISPLAY EXTERNAL CACHE SIZE
4C SHADOW VIDEO BIOS ROM
WITH INITIAL POST VALUE
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHER
S
18 8254 TIMER INIT
.
DEV. STEP
4A INIT. ALL VIDEO BIOS RO
M
A8 ERASE F2 PROMPT
2
56 ENABLE KEYBOARD
AE CLEAR IN POST FLAG
B4 ONE BEEP
52 TEST KEYBOARD 50 DISPLAY CPU TYPE AND SPEED
EXCEPT AS AUTHORIZED BY SAMSUNG
.
0C INIT.CACHE TO POST
8C INIT. FDD CONTROLLER
80H DECODER CONNECTOR
92 JUMP TO USER PATCH
2
90 INIT. HDD CONTROLLER
42 INIT. INTERRUPT VECTOR
D
58 TEST FOR UNEXPECTED INTERRUPT
S
03 DISABLE NMI
D8 SHUTDOWN ERROR
B
SPI_BIOS_ROM
16MBit
32 COMPUTE THE CPU SPEED
SAMSUNG PROPRIETAR
Y
60 TEST EXTENDED MEMORY
80port will be removed in MP stage.
38 SHADOW SYSTEM BIOS RO
M
94 DISABLE A20 ADDRESS LINE
BA DMI INIT
1
PART NO
.
64 JUMP TO USER PATCH
1
06 INIT. SYSTEM H/
W
70 DISPLAY ERROR MESSAGE
9A SHADOW OPTION ROMS
OF
DRA
W
8A INIT.EXTENDED BIOS DATA AREA
1A 8237 DMA CONTROLLER INIT
.
84 DETECT AND INSTALL EXT.PARALLE
L
44 INIT. BIOS INTERRUPT
13 PCI BUS MASTER RESET
96 CLEAR HUGE ES SEGMENT REG.
A4 INIT. TYPEMATIC RAT
E
AA SCAN FOR F2 KEY STROKE
0F ENABLE THE L-BUS ID
E
66 CONFIGURE ADVANCE CACHE REG.
4
3D LOAD ALTER REG. WITH CMOS VALUE
88 INIT. BIOS DATA ROM
62 TEST EXTENDED MEMORY ADDRESS LINE
B7 ACPI INIT B6 CHECK PASSWORD (OPTION)
09 SET IN POST FLA
G
98 SEARCH FOR OPTION ROMS
34 TESET CMOS RAM
SPI_BIOS_ROM & ICT FREE TP
D:/users/mobile29/mentor/Bremen-UL/Bremen-UL_Et
c
SAMSUNG ELECTRONICS CO’S PROPERTY.
3
C
3C CONFIGURE ADVANCED CHIPSET REG.
B
10 INIT. POWER MANAGER
D4 PENDING INTERRUPT ERROR
THIS DOCUMENT CONTAINS CONFIDENTIA
L
20 TEST DRAM REFRESH
APPROVAL
D
PAGE
3A AUTO SIZING CACHE
C0 TRY BOOT WITH INT19
7E TEST COPROCESSER IF PRESENT
MODULE CODE
0A INIT CPU.REG
DC SHUTDOWN 10
89 ENABLE NMI
OE INIT. I/O VALUE
9E ENABLE H/W INTERRUPT
24 SET ES SEGMENT REG. TO 4GB 22 TEST 8742 KEYBOARD CONTROLLER
CHECK
49 INIT. PCI BUS AND DEVICE
A
TITLE
DA EXTENDED BLOCK MOVE
D6 SHUTDOWN
5
04 GET CPU TYPE
P1.05V
P1.5V
P1.8V_AUX
TW.Kim
HJ.Kim
SJ.Park
9/23/2008
ADV2nd
1.0
October 05, 2009 20:00:56 PM
BA41-xxxxxA
25
50
Bremen-UL
SPI_BIOS_ROM
R
65
2
10
K
1%
nostuf
f
P0.9V
1
1
10
10
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
VDC
10V
TP2248
100nF
C
71
9
1
CE
*
7
HOLD
*
6
SCK
SI
5
SO
2
VDD
8
4
VSS WP
*
3
R
63
5
10
0K
1%
U
50
6
MX25L1605D
1107-00170
9
1%
R659
10
K
M
O
CI
M_
V3
.3
P
M
O
CI
M_
V3
.3
P
3711-000386
J5
HDR-10P-1R-SM
D
1
10
2
3
4
5
6
7
8
9
MNT1
11
12
MNT2
P3.3V
PLT3_RST
#
LPC3_LAD(1)
LPC3_LAD(0)
CLK3_DBGLPC
LPC3_LFRAME#
LPC3_LAD(3)
LPC3_LAD(2)
KBC3_SPI_CS#
KBC3_SPI_CLK
KBC3_SPI_D
O
KBC3_SPI_D
I
CHP3_BIOSWP#
KBC3_PWRSW#
P3.3V
P5.0V