Samsung DVD-R130/XAA, Service Manual

Page: 119 / 134

Circuit Operating Descriptions
Samsung Electronics 13-5
13-2-1 GENERAL DESCRIPTION
Samsung S5L3200 MPEG AV Codec is designed to provide a cost-effective, low power size and high performance
DVD recorder solution for DVD-VR, DVD-video, DVD-audio & many of CD applications. To reduce total system
cost, The S5L3200 also provides the following features: a front-end controller, a back-end decoder, a control CPU
with separate 4KB instruction and 4KB data cache, an improved audio DSP, a programmable video encoder with
a dual output capability of interlaced and progressive scan, DDR memory controller, 4-channel timers with PWM,
I/O ports, 5-channel 10-bit DACs, 2-channel UARTs with handshake, IIC bus interface, IIS bus interface, SPI, dual
ATAPI, IEEE1394, USB 1.1 Host I/F and PLL for clock generation.
13-2-2 A/V Processor (DIC1) Functional Description
1) RISC processor architecture
· ARM940T core processor
· Fully 16/32-bit RISC architecture
· Harvard cache architecture with separate 4KB instruction and 4KB data cache
· Protection unit to partition memory and set individual protection attributes for each partition
· Up to 200 MHz operating frequency.
2) Memory controller
· Address space: 256 M-byte for each bank (total 1 Gbyte space)
· Supports programmable 8/16-bit data bus width for ROM/SRAM interface
· Supports 16-bit data bus width for DDR-SDRAM interface
· 3 memory banks; 2 memory banks for ROM, SRAM etc, 1 memory bank for SDRAM
· Fully programmable access cycles for all memory banks
· Supports external wait signal to expand the bus cycle.
3) Cache memory
· 64 way set-associative cache with I-cache (4KB) and Dcache (4KB)
· 8-words per line with one valid bit and two dirty bits per line
· Pseudo random or round robin replacement algorithm
· Write through or write back cache operation to update the main memory
· Write buffer can hold 8 words of data and four addresses.
Clock & power manager
· Low power consumption
· On-chip PLLs
· Clock can be fed selectively to each function block by software
· Power mode: normal, slow and idle mode (normal mode: normal operating mode, slow mode:
low frequencclock without PLL, idle mode: stop CPU clock only)
· Wake up by interrupt from idle mode.