Technical Note
3/19
BU7963GUW
www.rohm.com
2010.04 - Rev.A
© 2010 ROHM Co., Ltd. All rights reserved.
●
Block Diagram
I/F
Logic
Parallel
to
Serial
Odd
Parity
Timing
Generator
Tx
Reset
Generator
Clock
Detection
PLL
Tx
PCLK
Control
Control
Logic
Reference
PD[26:0]
PCLK
CKD
DRVR
XSD
LS[1:0]
RVS
POL_PCLK
PLL_BW
TEST[1:0]
MSVDD
DVDD
DGND
MSGND
High Speed I/F
D0-
D0+
D1-
D1+
D2-
D2+
CLK-
CLK+
Fig.2. Block Diagram