background image

11 / 15 

  Adjust measurement result for influence of optical window. 

 

BH1715FVC is including in adjust measurement result function for influence of optical window. Adjust is done by changing 
measurement time. For example, if transmission rate by optical window is 1 / N, then adjust is done by measurement time is 
set to "initial value * N". 

 

Measurement time register ( Mtreg ) is 8bit register. Initial value is "0100_0101" ( 45xh ). Please change this register value 
via to I

2

C Bus interface. 

 
ex ) Case of transmission rate is 50%.   

Please change Mtreg value from "0100_0101" to "1000_1010". 

 

 

 

1)

 

Changing High bit of Mtreg 

ST 

Slave Address 

R/W

Ack

01000_100 Ack

SP

 

2)

 

Changing Low bit of Mtreg 

ST 

Slave Address 

R/W

Ack

011_01010 Ack

SP

 

3)

 

Input Measurement Command.   

ST 

Slave Address 

R/W

Ack

0001_0000 Ack

SP

 

This example is High Resolution mode, but it accepts the other measurement. 

4)

 

After about 240ms, measurement result is registered to Data Register. ( High Resolution mode is typically 120ms, but 

measurement time is set twice. ) 

 
Supported Mtreg value is seeing below.   
 

 Min. Typ. 

Max 

Supported value ( hex ) 

0010_1101 

( transmission rate 153% ) 

0100_0101 

( transmission rate 100% )

1111_1110 

( transmission rate 27.2% )

 
For example BH1715FVC is possible to detect min. 0.33 lx when Mtreg value is “1111_1110” at H-Resolution mode. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Downloaded from 

Elcodis.com

 

electronic components distributor

 

Summary of Contents for BH1715FVC

Page 1: ...ncy is little ex Incandescent Lamp Fluorescent Lamp Halogen Lamp White LED Sun Light 10 It is possible to select 2 type of I 2 C slave address 11 Adjustable measurement result for influence of optical...

Page 2: ...1 8V SCL SDA Input H Voltage 2 VIH2 1 26 V 1 65V DVI 1 8V SCL SDA Input L Voltage 1 VIL1 0 3 DVI V DVI 1 8V SCL SDA Input L Voltage 2 VIL2 DVI 1 26 V 1 65V DVI 1 8V SCL SDA ADDR Input H Current IIH 1...

Page 3: ...ite LED Ratio H Res L Res 0 8 16 24 32 40 48 56 64 0 8 16 24 32 40 48 56 64 Illuminance lx Measurement Result H Res L Res H Res 1pin 1pin 0 0 2 0 4 0 6 0 8 1 1 2 400 500 600 700 800 900 1000 1100 Wave...

Page 4: ...Measurement Time Register This is for registration of measurement time Initial Value is 0100_0101 z OSC Internal Oscillator typ 320kHz It is CLK for internal logic Measurement Procedure Power On Comma...

Page 5: ...Low bit 011_MT 4 3 2 1 0 Change measurement time Please refer adjust measurement result for influence of optical window Don t input the other opecode Measurement mode explanation Measurement Mode Mea...

Page 6: ...ommended Timing chart1 for VCC and DVI supply Timing chart2 for VCC and DVI supply If DVI rises within 1us after VCC supply VCC DVI Reset Term more than 1us VCC DVI Don t care state ADDR SDA SCL is no...

Page 7: ...rement mode is updated 120ms typ at H resolution mode 16ms typ at L resolution mode ex2 One time L resolution mode ADDR H Send One time L resolution mode instruction ST 1011100 0 Ack 00100011 Ack SP W...

Page 8: ...lease refer to the paragraph of Timing chart for VCC and DVI power supply sequence about the terminal ADDR design ex 1 The control signal line such as CPU is connected ex 2 Reset IC is used 1 For Rese...

Page 9: ...not enough long after turning off VCC It is necessary to consider DVI voltage level after turning off VCC Example of designing set when CR C 1uF R 1k is inserted between VCC and DVI with VCC 2 8V The...

Page 10: ...pt plural command without stop condition Please insert SP every 1 Opecode ST Slave Address R W 0 Ack Opecode Ack SP 4 Read Format ST Slave Address R W 1 Ack High Byte 15 8 2 15 2 14 2 13 2 12 2 11 2 1...

Page 11: ...ing High bit of Mtreg ST Slave Address R W 0 Ack 01000_100 Ack SP 2 Changing Low bit of Mtreg ST Slave Address R W 0 Ack 011_01010 Ack SP 3 Input Measurement Command ST Slave Address R W 0 Ack 0001_00...

Page 12: ...VCC and DVI supply procedure Please see P6 3 GND GND Terminal 4 SDA I 2 C bus Interface SDA Terminal 5 DVI SDA SCL Reference Voltage Terminal And DVI Terminal is also asynchronous Reset for internal...

Page 13: ...0 8 mm 1 3 mm PD area 0 25 mm x 0 3 mm Please design the optical window so that light can cover at least this area Min 0 4 mm Min 0 4 mm Min 0 4 mm Min 0 4 mm WSOF6 Unit mm A D Lot No Production code...

Page 14: ...st static electricity establish a ground for the assembly process and pay thorough attention to the transportation and the storage of the set PCB 6 Input terminals In terms of the construction of IC p...

Page 15: ...e 3000pcs The direction is the 1pin of product is at the upper right when you hold reel on the left hand and you pull out the tape on the right hand Tape and Reel information TR When you order please...

Page 16: ...ion design Appendix1 Rev2 0 Thank you for your accessing to ROHM product informations More detail product informations and catalogs are available please contact your nearest sales office ROHM Customer...

Reviews: