Page 71 of 90
CCT24
Figure 5.6.2.6
Figure 5.6.2.6 shows the
Protocol
tab contents, corresponding to Bank 4. Transparent data serial com-
munication is currently chosen.
Figure 5.6.2.7
Figure 5.6.2.7 shows the
I/O Peripherals
tab contents, corresponding to Bank 5. GPIO ports 1 through 5
are logic low, GPIO port 0 is logic high. The 10-bit ADC input readings and PWM output settings are
given in
Big-Endian
byte order. Event flags are presented on the right side of the window.