R.V.R. Elettronica PTRL-NV/2/HP/S3, Technical Manual

Page: 147 / 162

PTRL-NV/2/S3 / PTRL-NV/2/HP/S3
CPU-NV - 1 / 10 Appendice Tecnica Rev. 0.1 - 12/09/02
MOSI
EN1
SCK
EN2
INBIT LOCK
ROS
GND
GND
+5V
+5V
\\JACK\
CPU-NV CPU-NV
1.0
PT
RL
-N
V
\
M
A
NUALI\APPENDIX\PTR
L
_
N
V
\C
P
U
_
D
IS
.D
S
N
REV.: BERTI J.
02/09/02
3
1A
4
1RPH3
UR
J
H
WW
R
$X
WR
UH
&RGLF
H
3
UR
J
H
WW
R
1
R
P
H
3
&
LQ5H
WH
)LOH
&
D
UW
H
OO
D
'DWD
5HYLVLR
Q
H
&RGLFH 1RPH
3
D
UW
H
$
X
WRUL]]D]
LR
Q
H
3DJLQD
6L]
H
GL
CPU CPU_NV
Mosi
Sck
Ss0 Ss1
Vcc
GN
D
KEY_E KEY_U KEY_D
PD0 PD1
TXD
RXD
SDA(J3-3) SCL(J3-5) TXD
(J1-
3)
RXD(J1-5
)
G
ND(J1-9)
G
ND(J3-9)
DISPLAY DI
S_NV
Mosi Sck Ss0 Ss1
Vcc
GN
D
KEY_E KEY_U KEY_D PD0
PD1 TXD
RXD
RD TD
SDA SCL
J2 CO
N16A
1 3 5 7 9 11 13 15
2 4 6 8
10 12 14 16
P1 I2
C
5 9 4 8 3 7 2 6 1
P1 EIA 232 DB9
5 9 4 8 3 7 2 6 1