background image

Introduction 

ROBO-603 User’s Manual 

 

1-15 

1.4.12 Ethernet 

The Ethernet interfaces are based on two Intel 82559ER Ethernet controllers, which support both 

100Mbit as well as l0Mbit Base-T interface. 

The Ethernet controllers are attached to the PCI bus and use PCI bus mastering for data transfer. 

The CPU is thereby not loaded during the actual data transfer. 

The 82559ER is part of Intel's second generation family of fully integrated 10BASE-T / 

100BASE-TX LAN solutions. The 82559ER consists of both the Media Access Controller (MAC) 

and the physical layer (PHY) combined into a single component solution. 82559 family members 

build on the basic functionality of the 82558 and contain power management enhancements. 

The 82559ER is a 32-bit PCI controller that features enhanced scatter-gather bus mastering 

capabilities, which enables the 82559ER to perform high-speed data transfers over the PCI bus. The 

82559ER bus master capabilities enable the component to process high-level commands and 

perform multiple operations, thereby off-loading communication tasks from the system CPU. Two 

large transmit and receive FIFOs of 3 Kbytes each help prevent data underruns and overruns, 

allowing the 82559ER to transmit data with minimum interframe spacing (IFS). 

The 82559ER can operate in either full duplex or half duplex mode. In full duplex mode the 

82559ER adheres to the IEEE 802.3x Flow Control specification. Half duplex performance is 

enhanced by a proprietary collision reduction mechanism. 

The 82559ER includes a simple PHY interface to the wire transformer at rates of 10BASE-T and 

100BASE-TX, and Auto-Negotiation capability for speed, duplex, and flow control. These features 

and others reduce cost, real estate, and design complexity. 

The 82559ER also includes an interface to a serial (4-pin) EEPROM and a parallel interface to a 

128 Kbyte Flash memory. The EEPROM provides power-on initialization for hardware and 

software configuration parameters 

 

Summary of Contents for ROBO-603

Page 1: ...al Transaction Terminals and high end multimedia POS KIOSK Terminals In addition the on board 24 bit Panel Link interface Zoom Video port and NTSC PAL TV output interface make the ROBO 603 also ideal...

Page 2: ...ace Supports up to two floppy disk drives 5 25 360KB and 1 2MB and or 3 5 720KB 1 44MB and 2 88MB Parallel port One bi directional parallel port Supports SPP ECP and EPP modes Serial port Three RS 232...

Page 3: ...plasma displays Interface 2X AGP Accelerator Graphics Ports 1 0 compliant Display mode LCD panel supports up to 800 x 600 24 bpp 1024 x 768 24 bpp CRT displays support up to 800 x 600 24 bpp 1024 x 7...

Page 4: ...em SSD Interface One CF socket supports Type I II Compact Flash Card Expansion Interface PC 104 connector One 16 bit 104 pin connector onboard PCI slot One 32 bit PCI slot onboard Mechanical and Envir...

Page 5: ...re and main components of ROBO 603 The two key components on board are the VIA VT82C694X North Bridge and VT82C686A super South Bridge These two devices provide the ISA and PCI bus to which all the ma...

Page 6: ...ector on the secondary controller SoundBlaster Pro hardware and Direct Sound ready AC97 Digital Audio controller 1 4 2 DRAM Interface The VT82C694X supports eight banks of DRAMs up to 1 5GB The DRAM c...

Page 7: ...82C694X supports two 32 bit 3 3 5V system buses one AGP and one PCI that are synchronous pseudo synchronous to the CPU bus The chip also contains a built in bus to bus bridge to allow simultaneous con...

Page 8: ...h ACPI and legacy APM requirements Multiple sleep states power on suspend suspend to DRAM and suspend to Disk are supported with hardware automatic wake up Additional functionality includes event moni...

Page 9: ...also supports the UltraDMA 66 standard The IDE controller is SFF 8038i v1 0 and Microsoft Windows family compliant Access to these controllers is provided by one standard IDC 40 pin connector and one...

Page 10: ...RAMDAC A summary of each of the functional blocks along with important features follows AGP 2X sideband support PCI 2 1 compliant 33 MHz PCI Master Slave interface Dual aperture feature for concurrent...

Page 11: ...tering Macrovision function version 7 1 21 Closed captioning function Dynamic Power Management Virtual Refresh Standby and Suspend model support ACPI DPMS APM compliant Multiple video windows in HW In...

Page 12: ...ock of 24 bit 36 bit interfaces up to 1280x1024 resolution Lynx3DM supports two separate digital LCDs Both LCDs need to be TFT interface FP1 has to be only 18 bit TFT interface and FP2 has to be 24 bi...

Page 13: ...locks within Lynx3DM can be brought out to an internal test bus TD Bus connected to the ZV Port System designers or silicon validation engineers can access these signals by setting the TEST0 TEST1 USR...

Page 14: ...ut video signal of the TV Encoder is RGB 8 bit each The sampling rate is corresponding to CCIR 601 Square pixel and 4Fsc NTSC only The output video signals of the TV Encoder are Composite video signal...

Page 15: ...ansfers over the PCI bus The 82559ER bus master capabilities enable the component to process high level commands and perform multiple operations thereby off loading communication tasks from the system...

Page 16: ...ating in non standard computing environments The Compact Flash storage card is IDE compatible and offers various capacities 1 4 14 Panel Link Interface Optional The SiI164 transmitter uses PanelLink D...

Reviews: