5
5
4
4
3
3
2
2
1
1
D
D
C
C
B
B
A
A
RST_INN
MAN_PERSTN
PERST_INN
PERSTN_0
SRT
RCLKP0
RCLKN0
IREF2
RCLKP1
RCLKN1
RCLKP4
RCLKN4
RCLKP3
RCLKN3
VDDA_2
RCLKP2
RCLKN2
RCLKP
RCLKN
REFCLKP
IREF1
REFCLKN
VDDA_1
RCLKN0_U1
RCLKP0_U1
SCLK_REFCLK
SDATA_REFCLK
OEINV1
OEINV2
OE1_1
OE6_1
OE1_2
HBW2
BP2
BP1
HBW1
OE1_2
HBW2
BP2
OE1_1
OE6_1
BP1
HBW1
RCLKP_U1
RCLKN_U1
VDD_3.3V
VDD_3.3V
VDD_3.3V
VDD_3.3V
VDD_3.3V
VDD_3.3V
VDD_3.3V
VDD_3.3V
VDD_3.3V
PERSTN0
{3}
PERSTN
{4,5,6,7,9}
REFCLKN1
{5}
REFCLKP1
{5}
REFCLKN2
{5}
REFCLKP2
{5}
REFCLKN3
{6}
REFCLKP3
{6}
REFCLKN4
{6}
REFCLKP4
{6}
REFCLKP0
{4}
REFCLKN0
{4}
REFCLKP
{3}
REFCLKN
{3}
SMCLK
{3,5,6}
SMDAT
{3,5,6}
CLKENN3
{7}
Title
Size
Document Number
Rev
Date:
Sheet
of
91-0076-001-A
001
PEX8505RDK - Clock and Reset
PLX Technology, Inc.
870 Maude Avenue
Sunnyvale, CA 94085
www.plxtech.com
C
8
9
Monday, October 01, 2007
Title
Size
Document Number
Rev
Date:
Sheet
of
91-0076-001-A
001
PEX8505RDK - Clock and Reset
PLX Technology, Inc.
870 Maude Avenue
Sunnyvale, CA 94085
www.plxtech.com
C
8
9
Monday, October 01, 2007
Title
Size
Document Number
Rev
Date:
Sheet
of
91-0076-001-A
001
PEX8505RDK - Clock and Reset
PLX Technology, Inc.
870 Maude Avenue
Sunnyvale, CA 94085
www.plxtech.com
C
8
9
Monday, October 01, 2007
C63 IS USED TO SET THE RESET TIMEOUT
PERIOD FOR U9. A VALUE OF 0.001UF
RESULTS IS APPROXIMATELY 3MS. SEE
MANUFACTURER DATASHEET FOR DETAILS.
RESET
CIRCUIT
REFCLK
CIRCUIT
R64,R65,R66,R67 SHOULD BE CLOSE TO U10 PINS 6 AND 7
PEX8505 PEX_REFCLK AC COUPLING
CAPACITORS (PLACE NEAR U1)
R68,R69,R71,R73 SHOULD BE CLOSE TO U11 PINS 9 AND 10
R88
NL, 33
R88
NL, 33
C67
0.01uF
C67
0.01uF
R73
49.9, 1%
R73
49.9, 1%
C65
0.01uF
C65
0.01uF
VCC
5
GND
3
A
1
B
2
Y
4
U8
NC7S08
U8
NC7S08
C70
10uF
C70
10uF
R66
49.9, 1%
R66
49.9, 1%
R85
475 1%
R85
475 1%
R78
5.1K
R78
5.1K
C66
10uF
C66
10uF
R90
NL, 49.9, 1%
R90
NL, 49.9, 1%
R91
NL, 49.9, 1%
R91
NL, 49.9, 1%
R67
49.9, 1%
R67
49.9, 1%
RST IN
3
VCC
5
SRT
4
GND
2
RESET#
1
U9
MAX6420
U9
MAX6420
C75
0.01uF
C75
0.01uF
C68
0.01uF
C68
0.01uF
C74
0.01uF
C74
0.01uF
R89
NL, 33
R89
NL, 33
R82
NL, 49.9, 1%
R82
NL, 49.9, 1%
C63
0.001uF
C63
0.001uF
R76
5.1K
R76
5.1K
R70
NL, 33
R70
NL, 33
C72
10uF
C72
10uF
R61
0
R61
0
R81
NL, 49.9, 1%
R81
NL, 49.9, 1%
1
2
3
4
5
6
7
8
RN5
5.1K
RN5
5.1K
R75
NL, 49.9, 1%
R75
NL, 49.9, 1%
R60
51K
R60
51K
R74
NL, 49.9, 1%
R74
NL, 49.9, 1%
R62
4.7
R62
4.7
R59
0
R59
0
R84
475 1%
R84
475 1%
C71
0.01uF
C71
0.01uF
R68
33
R68
33
R72
NL, 33
R72
NL, 33
R93
NL, 0
R93
NL, 0
1
2
3
4
5
6
7
8
RN6
5.1K
RN6
5.1K
R87
49.9, 1%
R87
49.9, 1%
R58
5.1K
R58
5.1K
R69
33
R69
33
R79
NL, 33
R79
NL, 33
VD
D
1
VD
D
5
VD
D
11
VD
D
18
VD
D
24
VSS
4
OE_INV
25
V
DD_A
28
VSS_
A
27
SRC_IN
2
SRC_IN#
3
OE_1
8
OE_6
21
HIGH_BW#
17
SRC_STP
16
PWRDWN
15
SCLK
13
SDATA
14
IREF
26
PLL/BYPASS#
12
DIFT1
6
DIFC1
7
DIFT2
9
DIFC2
10
DIFT5
20
DIFC5
19
DIFT6
23
DIFC6
22
U11
CY28400-2
U11
CY28400-2
R71
49.9, 1%
R71
49.9, 1%
R57
10K
R57
10K
1
3
SW6
SW PUSHBUTTON
SW6
SW PUSHBUTTON
R64
33
R64
33
R65
33
R65
33
R63
4.7
R63
4.7
C69
10uF
C69
10uF
R86
49.9, 1%
R86
49.9, 1%
R80
33
R80
33
C73
0.01uF
C73
0.01uF
R92
NL, 0
R92
NL, 0
R77
NL, 33
R77
NL, 33
C64
0.01uF
C64
0.01uF
R83
33
R83
33
C62
0.1uF
C62
0.1uF
VD
D
1
VD
D
5
VD
D
11
VD
D
18
VD
D
24
VSS
4
OE_INV
25
V
DD_A
28
VSS_
A
27
SRC_IN
2
SRC_IN#
3
OE_1
8
OE_6
21
HIGH_BW#
17
SRC_STP
16
PWRDWN
15
SCLK
13
SDATA
14
IREF
26
PLL/BYPASS#
12
DIFT1
6
DIFC1
7
DIFT2
9
DIFC2
10
DIFT5
20
DIFC5
19
DIFT6
23
DIFC6
22
U10
CY28400-2
U10
CY28400-2
Summary of Contents for PEX 8505
Page 1: ...PEX 8505RDK Hardware Reference Manual...
Page 2: ......
Page 6: ......
Page 12: ......
Page 18: ......