background image

3080/V24

124001UA

A-5

A

PPENDIX

P

ATTON

 E

LECTRONICS

 C

O

.I

NSTALLATION

 A

ND

 O

PERATIONS

 M

ANUAL

RXD

TXD

PWR

MASTER

PORT

SW9

SW10

PORT 1

PORT 2

PORT 3

PORT 4

PORT 5

PORT 6

PORT 7

PORT 8

SW11 SW12 SW13 SW14

SW15 SW16 SW17 SW18

SW19 SW20 SW21 SW22

SW23 SW24 SW25 SW26

DC

E

DT

E

DC

E

DT

E

Port 3

JP3

JP5

JP2

JP1

Channel Active

Anti-Stream

Pin 9 Enable

(Pos Unreg)

Factory Test

STRAPS

MUST BE

INSTALLED

Port Enable / Disable

Enabled=GREEN / Disabled=BLACK

Master

Port 2

Port 1

Port 4

Port 7

Port 8

Port 5

Port 6

SW29

Chan 1-4 Switch on RTS=ON / Data=OFF

Anti-Stream Enabled=ON / Disabled=OFF
Data From Master Gated=ON / Broadcast=OFF

Signal & Chassis  Gnd Connected =ON

1 2 3 4 5 6 7 8

1 2 3 4 5 6 7 8

SW30

SW28

R XC Source Select

SW31

CTS Delay  Select

TXC From Pin15=ON / From Pin 24=OFF

TXC Source Select

Anti-Stream Timer  SW28

6

ON
ON
ON
ON

OF F
OF F
OF F
OF F

5

ON
ON

OF F
OF F

ON
ON

OF F
OF F

4

ON

OF F

ON

OF F

ON

OF F

ON

OF F

Count
1024
2048
4096
16K
64K
256K
1M
2M

TXC Source SW27

3

ON
ON
ON
ON

OF F
OF F
OF F
OF F

2

ON
ON

OF F
OF F

ON
ON

OF F
OF F

1

ON

OF F

ON

OF F

ON

OF F

ON

OF F

Clk Source
Master
Port 1
Port 2
Port 3
Port 4
Port 5
Port 6
Internal

Po

rt

 1

Po

rt

 2

Po

rt

 3

Po

rt

 4

Po

rt

 5

Po

rt

 6

Po

rt

 7

Po

rt

 8

Priority=ON / Scan=OFF

Normal=ON / 3/4=OFF

Baud Rate Select

Fallback Disabl ed=ON / Enabled=OFF

RX Cl ock Source  SW28

RTS-CT S Delay  SW31

Data InactivityTi me SW29

3

ON
ON
ON
ON

OF F
OF F
OF F
OF F

2

ON
ON

OF F
OF F

ON
ON

OF F
OF F

1

ON

OF F

ON

OF F

ON

OF F

ON

OF F

Source
Master
Port 1
Port 2
Port 3
Port 4
Port 5
Port 6
Internal

4

ON
ON

OF F
OF F

ON
ON

OF F
OF F

3

ON

OF F

ON

OF F

ON

OF F

ON

OF F

Time
N o  Delay
1 mS
2 mS
4mS
9mS
18mS
36mS
72mS

1

ON
ON

OF F
OF F

2

ON

OF F

ON

OF F

Coun t
16
64
256
2048

SW27

Sync=ON / Async=OFF

Fallback On No CLK Transitions=ON / DC D Inactive=OFF

Chan 5-8 Switch on RTS=ON / Data=OFF

Anit-Stream Tim eout Select

Unused

Unused

Pin 10 Enable

(Neg Unreg)

5

ON
ON
ON
ON

OF F
OF F
OF F
OF F

Internal Baud Rate  SW30

3

ON
ON
ON
ON

OFF
OFF
OFF
OFF

2

ON
ON

OF F
OF F

ON
ON

OF F
OF F

1

ON

OF F

ON

OF F

ON

OF F

ON

OF F

FBC

JP4

ON

OFF

1
2
3
4
5

6

ON

OFF

1
2
3
4
5

6

Switch On Data Inactivity Select

ON

OFF

1
2
3
4
5

6

ON

OFF

1
2
3

4
5

6

ON

OFF

1
2
3
4
5

6

JP6

JP7

JP8

JP9

JP10

JP11

JP12

JP13

JP14

JP6 thru JP14 Force DTR/DSR Active When Installed

Sub- Channel 6  RXC

No rmal Rates

76800
38400
19200

9600
4800
2400
1200

¾ Rates

57600
28800
14400

7200
3600
1800

900

Summary of Contents for 3080/V24

Page 1: ...TAL SHARING DEVICE 3080 V24 CTS DSD 8 INSTALLATION AND OPERATIONS MANUAL Doc 124001UA Part 07M3080 A B An ISO 9001 Certified Company Copyright 2000 Patton Electronics Co All Rights Reserved August 23...

Page 2: ...ave been tested and found to comply with the limits for Class A computing devices in accordance with the specifications in Subpart J of Part 15 of FCC rules which are designed to provide reasonable pr...

Page 3: ...ass A limits for noise emissions from a digital apparatus set out in the Radio Interference Regulations of the Canadian Department of Communications Le present appareil numerique n emet pas de bruits...

Page 4: ...tch on Data Control SW29 5 6 2 4 Internal Baud Rates SW30 1 2 3 4 2 4 Fallback Clock Enable SW 30 6 2 5 Fallback Clocking From Sub Channel 6 SW30 1 2 3 2 5 Fallback Mode Selection SW30 5 2 5 TX Clock...

Page 5: ...Master Port clock pins 15 or 24 for TXC and 17 for RXC the internal clock generator or any Sub Channel 1 through 6 pins 15 or 24 for TXC and 17 for RXC Fallback Clocking In the event of loss of an ext...

Page 6: ...RTS Mode if RTS is held active RTS must become inactive When configured for Switch on Data Mode if continuous data transitions have triggered the Anti Stream logic the transitions must stop before th...

Page 7: ...he active interface lead RTS or DCD can be selected on an individual basis for each Sub channel selection of contention mode Data Transitions or Interface Lead activation is selected in Sub channel gr...

Page 8: ...hannel from accessing the Master Port Positive latching type switches are provided for each Sub Channel port for isolating or removing a streaming terminal The Sub Channel is activated by pushing the...

Page 9: ...Slow Blow fuses EXAMPLE United States of America set to 110VA The unit is supplied with a IEC power connector next to the voltage select switch plug the power cord into the connector until it is firml...

Page 10: ...the Appendix of this manual After the switch selection activity is completed re install the top cover BEFORE connecting to a AC power source Installation Select an appropriate location accessible to a...

Page 11: ...SW28 4 5 and 6 As shown below eight block sizes are provided to the user To disable anti streaming set SW29 3 to the OFF position The maximum block size is normally defined at the time of installatio...

Page 12: ...groups of 4 Sub Channels Set SW29 pos 5 to OFF if you want Sub channels 1 thru 4 set to switch on Data Transitions Set pos 5 to ON if you want them to be set to switch on Interface Lead SW29 pos 6 is...

Page 13: ...lback Mode Selection SW30 5 default ON If Fallback is required two modes are available via switch SW30 5 To fallback when the transitions from the primary clock source stop set SW30 5 to ON To fallbac...

Page 14: ...when a Sub Channel is set as a DTE The buffer will provide clock synchronization of the data from the Sub Channel to the Master Port for Tail Circuit operations The buffer is de activated when the Su...

Page 15: ...CE position away from the interface connector The port is always configured opposite to the interface that is to be connected to it When a port is selected as a DCE pin 9 and 10 test voltages are prov...

Page 16: ...he forced DTR DSR jumper JP6 JP14 for the appropriate Sub Channel will solve this problem The line is forced to 6V via an 100 resistor providing isolation to any driver that might be on the interface...

Page 17: ...om DCE Signal Ground common Data Carrier Detect from DCE Voltage Voltage Transmit Clock from DCE Receive Clock from DCE Data Terminal Ready from DTE External Transmit Clock from DTE 3080 V24 RS 423 Le...

Page 18: ...D Pin 20 DTR Switch Control Buffer 6v Pin 15 TXC Pin 17 RXC Pin 24 ETXC Pin 15 TXC Pin 17 RXC Pin 24 ETXC Clk In Clk Out Master RX Clock Selection Logic Master TX Clock Selection Logic Channel Port is...

Page 19: ...aster Port is a DCE Pin 2 TXD Pin 3 RXD Pin 3 RXD Pin 2 TXD Pin 4 RTS Pin 5 CTS Pin 6 DSR Pin 8 DCD Pin 4 RTS Pin 5 CTS Pin 6 DSR Pin 8 DCD Switch Control 6v Channel Port is a DCE 6v Clk In Clk Out Pi...

Page 20: ...vice Modes Scanning Mode Channels are continuously scanned for activity on a sequential basis Priority Mode Channels are simultaniously monitored channel one has highest access Sub Channel Interface E...

Page 21: ...rce Master Port 1 Port 2 Port 3 Port 4 Port 5 Port 6 Internal Port 1 Port 2 Port 3 Port 4 Port 5 Port 6 Port 7 Port 8 Priority ON Scan OFF Normal ON 3 4 OFF Baud Rate Select Fallback Disabled ON Enabl...

Page 22: ...B 7622 Rickenbacker Drive Gaithersburg MD 20879 Sales 301 975 1000 Support 301 975 1007 Web Address www patton com...

Reviews: