![background image](http://html1.mh-extra.com/html/patton-electronics/2072/2072_installation-and-operation-manual_4061047008.webp)
180001UA
2-2
Data Rate (SW5-3,4)
Selection of data rates is provided by switch 5, positions 3 and 4. The
following chart summarizes the available:
SW5-3
SW5-4
Rate
ON
ON
48Kbps
OFF
ON
56Kbps
ON
OFF
64Kbps
OFF
OFF
N/A
Control Lead Pass Through / Async Channel (SW5-2)
Selection of the asynchronous service channel or a control lead pass
through for 48K and 56Kbps rate selection is provided by SW5 pos 2. If
an asynchronous 1200 bps service channel is desired, set SW5-2 to ON.
If it is desired to pass the RTS when DCE is selected or the DCD when
DTE is selected to the remote end, set SW5-2 to OFF. The passed
control lead will be presented at the far end as an RTS if the IC-G.703 is
configured as a DTE or DCD if configured as DCE. This option must
match at both ends of the circuit.
Clear to Send (CTS) Control (SW4-6)
Selection of the source for CTS is via Switch 4 pos 6. To force the CTS to
active regardless of RTS activity, set SW4-6 to
ON
ON
ON
ON
ON
. If it is desired to allow
CTS to follow RTS then set SW4-6 to
OFF
OFF
OFF
OFF
OFF
. This circuit is only operational
when the 2072 (CTS IC-G.703) is configured as a DCE.
Auto Remote Digital Loop Enable (SW5-5)
To enable automatic Remote Digital Loopback when upon detection of the
BERT test pattern set Switch 5 pos 5 to
ON
ON
ON
ON
ON
.To configure the IC-G.703 unit
to ignore the test pattern when received set Switch 5 pos 5 to
OFF
OFF
OFF
OFF
OFF
.
Loss of Signal or Control Lead to Carrier Detect (SW5-1)
Selection of the source for Carrier Detect (CD) is via Switch 5 pos 1. If you
want the remote units selected control lead to appear on the CD interface
signal leads of the local units, set SW5-1 to
ON
ON
ON
ON
ON
. If it is desired to have the
Loss Of Signal (LOS) on the CD interface signal leads, then set SW5-1 to
OFF
OFF
OFF
OFF
OFF
.
MARK Polarity (JP5, JP6)
JP5 and JP6 select the polarity of the G.703 signal when the X.21 or V.35
signal is in a MARK condition. If you require MARK to be a
ZERO
ZERO
ZERO
ZERO
ZERO
on the
G.703 interface, place the header for both JP5 & JP6 on pins 1 & 2.