background image

NCP1215

http://onsemi.com

9

Primary Current Sensing

The primary current sensing circuit is shown in Figure 19.

CS

R

shift

V

shift

R

CS

V

CS

GND

+

To Latch

I

primary

Figure 19. Primary Current Sensing

12.5 

m

A

B

50 

m

A

Feedback Loop

Control

FB

When the primary switch is ON, the transformer current

flows through the sense resistor R

cs

. The current creates a

voltage, V

cs 

which is negative with respect to GND. Since

the comparator connected to CS pin requires a positive
voltage, the voltage V

shift

 is developed across the resistor

R

shift

 by a current source which level−shifts the negative

voltage V

cs

. The level−shift current is in range from 12.5 to

50 

m

A depending on the Feedback Loop Control block

signal (see more details in the Feedback Loop Control
section).

The peak primary current is thus equal to:

Ipk

+

Rshift

RCS

· ICS

(eq. 1)

A typical CS pin voltage waveform is shown in Figure 20.

Figure 20. CS Pin Voltage

0

t

Switch

Turn−on

I

shift

 = 12.5 

m

A

I

shift

 = 50 

m

A

V

Figure 20 also shows the effect of the inductor current of

differing output power demand.

The primary current sensing method we described, brings

the following benefits compared to the traditional approach:

Maximum peak voltage across the current sense resistor
is determined and can be optimized by the value of the
shift resistor.

CS pin is not exposed to negative voltage, which could
induce a parasitic substrate current within the IC and
distort the surrounding internal circuitry.

The gate drive capability is improved because the
current sense resistor is located out of the gate driver
loop and does not deteriorate the turn−on and also
turn−off gate drive amplitude.

Gate Driver

The Gate Driver consists of a CMOS buffer designed to

directly drive a power MOSFET.

It features an unbalanced source and sink capabilities to

optimize turn ON and OFF performance without additional
external components. Since the power MOSFET turns−off
at high drain current, to minimize its turn−off losses the sink
capability of the gate driver is increased for a faster turn−off.
To the opposite, the source capability is lower to slow−down
power MOSFET at turn−on in order to reduce the EMI noise.

Whenever the IC supply voltage is lower than the

undervoltage threshold, the Gate Driver is low, pulling down
the gate to ground. It eliminates the need for an external
resistor.

Startup Circuit

An external startup resistor is connected between high

voltage potential of the input bulk capacitor and Vcc supply
capacitor. The value of the resistor can be calculated as
follows:

Rstartup

+

Vbulk

*

Vstartup

Istartup

(eq. 2)

Where:
V

startup

V

cc

 voltage at which IC starts operation

(see spec.)

I

startup

Startup current

V

bulk

Input bulk capacitor’s voltage

Since the V

bulk

 voltage has obviously much higher value

than V

startup

 the equation can be simplified in the following

way:

Rstartup

+

Vbulk

Istartup

(eq. 3)

The startup current can be calculated as follows:

Istartup

+

CVcc

Vstartup

tstartup

)

ICC−start

(eq. 4)

Where:
C

Vcc

Vcc capacitor value

t

startup

Startup time

I

CC−start

IC current consumption (see spec.)

Summary of Contents for NCP1215

Page 1: ...tages over a traditional approach by avoiding the voltage drop incurred by traditional MOSFET source sensing Thus the IC drive capability is greatly improved Finally the bulk input ripple ensures a na...

Page 2: ...res a gate source resistor please refer to design guidelines in this document Figure 2 Representative Block Diagram Feedback Loop Control FB Off Time Comparator CT Voffset 0 7 V 10 mA 12 5 50 mA CS GN...

Page 3: ...age Vcc 18 V FB Pins Voltage Range VFB 0 3 to 18 V CS and CT Pin Voltage Range Vin 0 3 to 10 V Thermal Resistance Junction to Air SOIC 8 Version RqJA 178 C W Junction Temperature TJ 150 C Storage Temp...

Page 4: ...um CT Pin Voltage Pin Unloaded Discharge Switch Turned On VCT min 20 mV CURRENT SENSE Minimum Source Current IFB 180 mA CT Pin Grounded ICS min 8 0 12 5 16 mA Maximum Source Current IFB 0 mA CT Pin Gr...

Page 5: ...Temperature TJ JUNCTION TEMPERATURE C Figure 7 Current Sense Source Current vs Junction Temperature TJ JUNCTION TEMPERATURE C Figure 8 Current Sense Threshold vs Junction Temperature TJ JUNCTION TEMP...

Page 6: ...CT pin Threshold vs Junction Temperature Figure 11 Drive Sink and Source Resistance vs Junction Temperature Figure 12 Current Sense Source Current vs Feedback Current Ifb FEEDBACK CURRENT mA 60 0 0 0...

Page 7: ...hile switching Furthermore the programming resistor together with the pin capacitance forms a residual noise filter which blanks spurious spikes Also fixing primary current level to a maximum value se...

Page 8: ...current source via an external capacitor controls the switch off time This is portrayed in Figure 17 Figure 17 OFF Time Control CT Voffset 10 mA From Feedback Loop Block Voffset to VDD To Latch s Set...

Page 9: ...ding internal circuitry The gate drive capability is improved because the current sense resistor is located out of the gate driver loop and does not deteriorate the turn on and also turn off gate driv...

Page 10: ...As output power diminishes the switching frequency decreases because the switch off time prolongs upon feedback loop The range of the frequency change is sufficient to keep output voltage regulation...

Page 11: ...oosing the voltage drop across the current sense resistor Let s use a value of 0 5 V The value of the current sense resistor can then be evaluated as follows eq 24 RCS VCS Ippk 0 5 0 2047 2 442 W 2 7...

Page 12: ...500 V C7 D8 MURA160T3 MTD1N60 Q1 1 2 3 4 5 8 D9 MBRS360T3 J3 1 6 5 V 800 mA L2 4 7 mH C9 470 mF 16 V R8 220 10 mF 16 V C10 BZX84C5V6 R9 1 k D7 J4 1 GND ISO1 PC817 T1 C8 1 nF Y The following oscillosc...

Page 13: ...MOSFET gate and source connections This can preclude an eventual MOSFET destruction if in the production stage the converter is powered whilst the gate is left unconnected However dealing with an extr...

Page 14: ...THRU 751 06 ARE OBSOLETE NEW STANDARD IS 751 07 A B S D H C 0 10 0 004 DIM A MIN MAX MIN MAX INCHES 4 80 5 00 0 189 0 197 MILLIMETERS B 3 80 4 00 0 150 0 157 C 1 35 1 75 0 053 0 069 D 0 33 0 51 0 013...

Page 15: ...0 0102 0 10 0 26 K 0 0079 0 0236 0 20 0 60 L 0 0493 0 0610 1 25 1 55 M 0 10 0 10 S 0 0985 0 1181 2 50 3 00 _ _ _ _ NOTES 1 DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982 2 CONTROLLING DIMENSION MI...

Page 16: ...occur Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application Buyer shall indemnify and hold SCILLC and its officers employees subsidiaries affiliates and dis...

Reviews: