Appendix C
"
Instruction Tables
The following tables list all of the ladder diagram programming instructions for the Ladder Program I/O Unit. These
are all the same as corresponding instructions for the C500, except that data areas differ and not all C500 instruc-
tions are supported (see table at the end of this appendix). Refer to the
C500 Operation Manual
for details.
Basic Instructions
Name and
Mnemonic
Symbol
Function
Operand Data Areas
LOAD
LD
B
Defines the status of bit B as the execution
condition for subsequent operations in the
instruction line.
B:
IR
SR
Work bits
TC
TR
LOAD NOT
LD NOT
B
Defines the status of the inverse of bit B as the
execution condition for subsequent operations
in the instruction line.
B:
IR
SR
Work bits
TC
AND
AND
B
Logically ANDs the status of the designated bit
with the current execution condition.
B:
IR
SR
Work bits
TC
AND NOT
AND NOT
B
Logically ANDs the inverse of the designated bit
with the current execution condition.
B:
IR
SR
Work bits
TC
OR
OR
B
Logically ORs the status of the designated bit
with the current execution condition.
B:
IR
SR
Work bits
TC
OR NOT
OR NOT
B
Logically ORs the inverse of the designated bit
with the execution condition.
B:
IR
SR
Work bits
TC
AND LOAD
AND LD
Logically
ANDs
the
resultant
execution
conditions of the preceding logic blocks.
None
Summary of Contents for C500-LDP01-V1
Page 1: ...C500 LDP01 V1 Ladder Program I O Unit Operation Manual Revised January 1992...
Page 2: ......
Page 4: ......
Page 5: ...0 1 1 1 2 1 2 1 3 2 2 2 4 12 2 1 56 7 02 5 1 8 1 1 7 5 2...
Page 7: ...02 4 8 02 3 3 3 8 8 3 4 3 3 4...
Page 11: ...8 9 4 8 8...
Page 18: ...8 3 8 02 5 02 5 8 02 2 2 3 0 5 0 1 1...
Page 29: ...8 4 6 6 02 8 2 4 12 2 1 56 7 02 02...
Page 37: ...3 8 4 8 4 3 5 1 8 1...
Page 56: ...1 6 0 0 1 7 8 8 02 1 7 8 1 02 3 0 5 02 02 02 2 02 2 02 5 02 02 6 7 12 2...
