
NXP Semiconductors
UM11758
UJA1169A evaluation boards
2.2.2.2 UJA1169A without an external PNP
As already discussed, the UJA1169Ax-EVB can operate using only the V1 regulator in
applications where thermal considerations are not critical. For this option, resistors R4
and R10 must be removed, as illustrated in
.
aaa-045490
D5
LED
R9
1 k
GND
V1
J3
UJA1169A
J9
J5
V1 (p5)
VEXCC (p6)
VEXCTRL (p15)
GND
(p1, 4, 16, 19)
VDD
PNP_C
PNP_B
GND
BAT
BAT
GND
R13
1.6 Ω
J7
R15
100 k
R10
0 Ω
PNP
R4
0 Ω
C8
6.8 F
C9
10 nF
Figure 5. UJA1169Ax-EVB PCB configured to operate without a PNP.
Figure 6. UJA1169Ax-EVB PCB configured to operate without a PNP.
2.2.2.3 UJA1169Ax-EVB with multiple external PNPs
If thermal dissipation is so high that it needs to be distributed over a number of
components, multiple PNPs can be connected in parallel. A single onboard PNP is
included. Additional PNPs can be connected via header J9, as illustrated in
An emitter resistor is needed for each PNP to balance the current between the devices
(e.g. 10 Ω). Make sure the resistor selected can handle the expected power dissipation.
UM11758
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2022. All rights reserved.
User manual
Rev. 1 — 19 April 2022
7 / 39