
NXP Semiconductors
UM11758
UJA1169A evaluation boards
1 Introduction
This document is the user guide for the UJA1169A evaluation boards. It is intended
for engineers involved in the evaluation, design, implementation and validation of the
UJA1169A product family. This guide discusses power supply requirements and the MCU
and CAN bus interfaces, and describes how to connect the boards into an ECU/CAN
network.
The UJA1169A evaluation boards are designed to facilitate the testing and evaluation of
UJA1169A product features in a variety of microcontroller IO interface environments. All
MCU interface signals can be accessed in two ways: at a header row on the top side and
also at header rows on the bottom side that can be plugged directly into many NXP MCU
evaluation boards. The UJA1169A evaluation boards are designed to be compatible
with the S32K1xx evaluation board series from NXP and to support the use of standard
software development tools and drivers.
The UJA1169A evaluation board family consists of three variant boards as detailed
in
. The entire UJA1169A product family can be evaluated using these three
boards, and not just the onboard devices. For example, the UJA1169AF-EVB board
(with a UJA1169ATK/F device) can be used to evaluate the UJA1169ATK by setting
bit CPNC = 0 in the CAN control register. In the same way, the UJA1169ATK/X and
UJA1169ATK/3 devices can be evaluated using the the UJA1169AXF-EVB and
UJA1169AF3-EVB boards, respectively.
Modes
Supplies
Host
interface Additional features
Package
Evaluation board On-board device
Standby modes
Sleep mode
Reset mode
V1
: 5
V
, μ
C
o
nl
y
V1
: 5
V
, μ
C
a
nd
C
A
N
V1
: 3
.3
V
, µ
C
o
nl
y
V2
: 5
V
, C
A
N
+
o
nb
oa
rd
lo
ad
s
VE
XT
: 5
V
, e
xt
er
na
l l
oa
ds
SPI: for control and diagnosis
RSTN: reset pin
Watchdog
Lo
ca
l W
A
K
E
pi
n
Limp pin
Non-volatile memory
CAN partial networking
CAN FD passive
HVSON20
UJA1169AF-EVB
UJA1169ATK/F
● ● ● ●
●
●
●
● ● ● ● ● ● ●
UJA1169AXF-EVB UJA11692ATK/X/F ● ● ●
●
● ●
●
● ● ● ● ● ● ●
UJA1169AF3-EVB UJA1169ATK/F/3
● ● ●
● ●
●
●
● ● ● ● ● ● ●
Table 1. UJA1169A evaluation boards and device overview
UM11758
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2022. All rights reserved.
User manual
Rev. 1 — 19 April 2022
2 / 39