30
The SPI_AP controller offers a memory mapped IO access into the device which allows
to control switch and some peripherals from an external microcontroller.
The table below describes the SJA1110 Ethernet port connections on the S32G-VNP-GLDBOX.
Table 17. SJA1110 Ethernet port connections
SJA1110 Ethernet port
Function
Connection
P1
100BASE-TX
RJ45 connector
P2
RGMII
AR8035
P3
RGMII
AR8035
P4
SGMII
S32G274A
P5
100BASE-T1
Mini50 connector
P6
100BASE-T1
Mini50 connector
P7
100BASE-T1
Mini50 connector
P8
100BASE-T1
Mini50 connector
P9
100BASE-T1
Mini50 connector
P10
100BASE-T1
Mini50 connector
3.9.2 Ethernet PHYs
The table below describes the Ethernet PHY on the S32G-VNP-GLDBOX.
Table 18. Ethernet PHY description
Part
P/N
Connection
Signal
Description
U56
AR8035
SJA1110 P3
RGMII
1000BASE-T
U57
AR8035
SJA1110 P2
RGMII
1000BASE-T
U58
KSZ9031
S32G274A PFE_MAC2 RGMII
1000BASE-T
U84
KSZ9031
S32G274A GMAC0
RGMII
1000BASE-T
U86
AQR113C S32G274A PFE_MAC1 SGMII
AQR113C supports multiple speeds.
Note:
1. In the S32G-VNP-GLDBOX REVD, U86 is AQR113C and in the S32G-VNP-GLDBOX REVC, U86 is AQR107.
2. The PHYs inside SJA1110 are not listed in the table above.