NXP Semiconductors RDGD31603PHSEVM, User Manual

Page: 8 / 40

NXP Semiconductors
UM11603
RDGD31603PHSEVM three-phase inverter reference design
Pin Name Function
A17 PWMLV Pulse width modulation low-side phase V
A18 PWMHW Pulse width modulation high-side phase W
A19 PWMLW Pulse width modulation low-side phase W
A20 HU_INTAH GD3160 fault reporting/monitoring pin for high-side phase U
A21 LU_INTAL GD3160 fault reporting/monitoring pin for low-side phase U
A22 HV_INTAH Analog output signal high-side phase W
A23 LV_INTAL GD3160 fault reporting/monitoring pin for high-side phase V
A24 HW_INTAH GD3160 fault reporting/monitoring pin for high-side phase W
A25 LW_INTAL GD3160 fault reporting/monitoring pin for low-side phase W
A26 INTB_HIGHSIDE GD3160 fault reporting for high-side gate drive devices
A27 INTB_LOWSIDE GD3160 fault reporting for low-side gate drive devices
A28 n.c. not connected
A29 n.c. not connected
A30 CSBH Chip select bar to high gate drive devices
A31 n.c. not connected
A32 n.c. not connected
B1 VREF Voltage reference from MCU
B2 GNDA2 Analog ground
B3 n.c. not connected
B4 DCV Optional DC bus voltage monitoring (not used by default)
B5 n.c. not connected
B6 n.c. not connected
B7 n.c. not connected
B8 SIN_N_OUT_RSLV Sine resolver signal
B9 COS_N_OUT_RSLV Cosine resolver signal
B10 n.c. not connected
B11 GNDA3 Analog ground
B12 MCU_VCC MCU VCC regulator voltage
B13 GND1 Ground
B14 AOUTHU GD3160 analog output signal high-side U phase
B15 AOUTLU GD3160 analog output signal low-side U phase
B16 AOUTLV GD3160 analog output signal low-side V phase
B17 AOUTHV GD3160 analog output signal high-side V phase
B18 AOUTLW GD3160 analog output signal low-side W phase
B19 RES_REF Resolver reference voltage
B20 SW_RUN Signal from onboard switch demo mode
B21 MISO_MICRO SPI slave out signal
B22 MOSI_MICRO SPI slave in signal
B23 SCLK SPI clock
B24 CSBL Chip select bar to low-side gate drivers
Table 1. PCIe connector pin definitions
...continued
UM11063 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved.
User manual Rev. 1 — 18 August 2021
8 / 40