![NXP Semiconductors MPC5748G Low Cost EVB User Manual Download Page 21](http://html1.mh-extra.com/html/nxp-semiconductors/mpc5748g-low-cost-evb/mpc5748g-low-cost-evb_user-manual_1721857021.webp)
5
4
3
2
1
Calypso MCU Power Connections
Power Supply Contraints:
Default Configuration:
- If VDD_HV_A is driven from 3.3V, VDD_HV_FLA must
- ALL MCU supply voltages are set to 3.3V
also be supplied from 3.3V
(ADC0, ADC1, VDD_HV_A, VDD_HV_B, VDD_HV_C,
- If VDD_HV_A is driven from 5V, the VDD_HV_FLA pin
VBallast)
must be disconnected from 3.3V
- VDD_HV_FLA = External 3.3V supplied (jumper
- Don't attempt to over drive an analogue pad to 5V
fitted)
The analogue pins can only be driven to the
D
when the digital VDD_HV_x supply is set to 3.3V.
This will trigger the ESD protectrion on that pad.
same voltage as the VDD_HV_x domain they are
For example if VDD_HV_A is set to 3.3V and the
situated in (i.e. max 3.3V) so makes sense for
analogue supplies are set to 5V, you cannot drive 5V
the analogue supply and reference to be 3.3V
into a pad in the VDD_HV_A domain
2
MCU_3V3
MCU_3V3
2
MCU_5V0
MCU_5V0
3v3
R100
0
R101
0
R98
0
R112
0
R122
0
R124
0
Individual MCU
R97
0
R103
0
R99
0
R111
0
R114
0
supply control
5v0
C
DNP
DNP
DNP
DNP
DNP
R102
0
Q50
4
C_CAP
MJD31CT4
B_CAP
1
AD
C
1
R
EF
C
AP
H
VA
C
AP
H
VB
C
AP
H
V
F
L
A
C
A
P
3
E_CAP
L
V
D
E
C
C
A
P
A
D
C
0
C
A
P
AD
C
1
CA
P
1
R139
L
V
C
AP
0
TPH2
9
0
99
98
6
59
85
151
124
27
32
31
54
110
152
30
U20B
VD
D
H
V
AD
C
0
VD
D
H
V
AD
C
1
H
V
AD
C
1
R
EF
V
D
D
H
V
A
6
V
D
D
H
V
A
5
9
V
D
D
H
V
A
8
5
V
D
D
H
V
A
1
5
1
VD
D
H
V
B
1
2
4
VD
D
H
V
F
L
A
VR
C
C
T
R
L
V
D
D
L
V
31
V
D
D
LV
54
V
D
D
LV
11
0
V
D
D
LV
15
2
VD
D
L
P
D
EC
B
Analogue
V
D
D
Calypso 6M 176QFP
Flash
1.25v Core & External Ballast
Package 2of3
Power Pins
VSS
H
V
AD
C
0
VSS
H
V
AD
C
1
Central Pad for heat
V
S
S
H
V
7
V
S
S
H
V
2
8
V
S
S
H
V
5
5
V
S
S
H
V
5
7
V
S
S
H
V
8
6
V
S
S
H
V
1
23
VSS
H
V
1
5
0
VSS
H
V
VPP
VSS
L
V
109
dissipation & GND
EP
8
9
97
7
28
55
57
86
123
150
26
109
177
PPC5748GSK0MKU6
1
R123
0
Automotive Microcontroller
GND
GND
GND
TPH3
GND
GND
Applications
A
East Kilbride, Scotland
Notes on signal Grounds:
NXP General Business Use
Drawing Title:
MPC5748G-LCEVB
- The scheme shown has the analogue and digital grounds connected to the same plane
- This results in better ADC performance than using an analogue grond plane with single entry
Page Title:
point (or ferrite) to digital ground plane.
Calypso MCU Power
Size
Document Number
Rev
B
SCH-27899
PDF: SPF-27899
B
Date:
Friday, February 12, 2016
Sheet 3
of
15
D
C
B
A
5
4
3
2
1
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from