NXP Semiconductors MC9S08QL4, Reference Manual

Page: 51 / 240

Chapter 4 Memory
MC9S08QL8 MCU Series Reference Manual, Rev. 1
NXP Semiconductors 51
to Table 4-3 and Table 4-4 for the absolute address assignments for all flash registers. This section refers
to registers and control bits only by their names. An NXP Semiconductors-provided equate or header file
is normally used to translate these names into the appropriate absolute addresses.
4.7.1 Flash Clock Divider Register (FCDIV)
Bit 7 of this register is a read-only flag. Bits 6:0 may be read at any time but can be written only one time.
Before any erase or programming operations are possible, write to this register to set the frequency of the
clock for the nonvolatile memory system within acceptable limits.
if PRDIV8 = 0 — f
FCLK
= f
Bus

(DIV + 1) Eqn. 4-1
if PRDIV8 = 1 — f
FCLK
= f
Bus

(8

(DIV + 1)) Eqn. 4-2
Table 4-7 shows the appropriate values for PRDIV8 and DIV for selected bus frequencies.
7 6 5 4 3 2 1 0
R DIVLD
PRDIV8 DIV
W
Reset 0 0 0 0 0 0 0 0
= Unimplemented or Reserved
Figure 4-5. Flash Clock Divider Register (FCDIV)
Table 4-6. FCDIV Register Field Descriptions
Field Description
7
DIVLD
Divisor Loaded Status Flag — When set, this read-only status flag indicates that the FCDIV register has been
written since reset. Reset clears this bit and the first write to this register causes this bit to become set regardless
of the data written.
0 FCDIV has not been written since reset; erase and program operations disabled for flash.
1 FCDIV has been written since reset; erase and program operations enabled for flash.
6
PRDIV8
Prescale (Divide) Flash Clock by 8
0 Clock input to the flash clock divider is the bus rate clock.
1 Clock input to the flash clock divider is the bus rate clock divided by 8.
5:0
DIV
Divisor for Flash Clock Divider — The flash clock divider divides the bus rate clock (or the bus rate clock
divided by 8 if PRDIV8 = 1) by the value in the 6-bit DIV field plus one. The resulting frequency of the internal
flash clock must fall within the range of 200 kHz to 150 kHz for proper flash operations. Program/Erase timing
pulses are one cycle of this internal flash clock which corresponds to a range of 5

s to 6.7

s. The automated
programming logic uses an integer number of these pulses to complete an erase or program operation. See
Equation 4-1 and Equation 4-2 .