34
Chapter 4
Differences between Target Device and Emulation Board
Preliminary User’s Manual U16345EE1V0UM00
100
Pin
Top pin
name
Pin Function
default I/O
single chip
Emulated by
Venus chip
Emulated by
FPGA via Level
Shifter
Alternative
connected to:
73 PDH5
PDH5
I
FPGA via L/S
74 PCT0
PCT0
I
FPGA via L/S
75 PCT1
PCT1
I
FPGA via L/S
76 PCT4
PCT4
I
FPGA via L/S
77 PCT6
PCT6
I
FPGA via L/S
78 P20
P20/RXD61/INTP8
I
Venus
79 P21
P21/TXD61
I
Venus
80 P22
P22/SI01
I
Venus
81 P23
P23/SO01
I
Venus
82 P24
P24/SCK01
I
Venus
83 P25
P25
I
Venus
84 P30
P30/TI50/TO50
I
Venus
85 P31
P31/TI51/TO51
I
Venus
86 P32
P32/TI52/TO52
I
Venus
87 P33
P33/TIC00/TOC0
I
Venus
88 P34
P34/TIC01
I
Venus
89 P711
P711/ANI11
I
Venus
90 P710
P710/ANI10
I
Venus
91 P79
P79/ANI9
I
Venus
92 P78
P78/ANI8
I
Venus
93 P77
P77/ANI7
I
Venus
94 P76
P76/ANI6
I
Venus
95 P75
P75/ANI5
I
Venus
96 P74
P74/ANI4
I
Venus
97 P73
P73/ANI3
I
Venus
98 P72
P72/ANI2
I
Venus
99 P71
P71/ANI1
I
Venus
100 P70
P70/ANI0
I
Venus
Table 4-1:
Pin list according to their emulation location (3/3)
Summary of Contents for IE-703242-G1-EM1
Page 6: ...6 Preliminary User s Manual U16345EE1V0UM00 ...
Page 8: ...8 Preliminary User s Manual U16345EE1V0UM00 ...
Page 10: ...10 Preliminary User s Manual U16345EE1V0UM00 ...
Page 18: ...18 Preliminary User s Manual U16345EE1V0UM00 MEMO ...
Page 28: ...28 Preliminary User s Manual U16345EE1V0UM00 MEMO ...
Page 30: ...30 Preliminary User s Manual U16345EE1V0UM00 MEMO ...
Page 36: ...36 Preliminary User s Manual U16345EE1V0UM00 MEMO ...
Page 40: ...40 Preliminary User s Manual U16345EE1V0UM00 ...
Page 42: ......