National Instruments PXIe-4340, User Manual

Page: 5 / 31

© National Instruments | v
Contents
Chapter 1
Getting Started
Installation ........................................................................................................................ 1-1
Module Specifications ...................................................................................................... 1-1
Module Accessories.......................................................................................................... 1-1
Chapter 2
Using the Module
LVDTs, RVDTs, Resolvers, and Synchros ...................................................................... 2-1
Remote Sense ........................................................................................................... 2-4
Connecting LVDT and RVDT Signals............................................................................. 2-5
Connecting Resolver Signals............................................................................................ 2-6
Connecting Synchro Signals............................................................................................. 2-6
Self-Calibration ................................................................................................................ 2-7
Module Pinout .................................................................................................................. 2-7
I/O Connector Signal Descriptions........................................................................... 2-9
PXIe-4340 Block Diagram ............................................................................................... 2-9
Open Coil Detection ................................................................................................. 2-10
Overcurrent Detection .............................................................................................. 2-11
Signal Acquisition Considerations ................................................................................... 2-11
Excitation Verification ............................................................................................. 2-11
Demodulation ........................................................................................................... 2-11
ADC.......................................................................................................................... 2-11
Operation Modes ...................................................................................................... 2-11
Buffered Mode Acquisitions .................................................................................... 2-12
Buffered Mode Filters ...................................................................................... 2-12
Synchronizing Channels ........................................................................................... 2-13
Hardware-Timed Single Point Acquisitions............................................................. 2-13
Hardware-Timed Single Point Acquisition Model................................................... 2-13
Maximum HWTSP Rate Analysis............................................................................ 2-14
2 kHz Control Loop Rate Calculation Example............................................... 2-15
Timing and Triggering.............................................................................................. 2-16
Sample Clock Timebase ................................................................................... 2-16
External Clock .................................................................................................. 2-17
Digital Triggering ............................................................................................. 2-17
Analog Triggering ............................................................................................ 2-17
Triggering and Filter Delay .............................................................................. 2-17
Synchronization ........................................................................................................ 2-18
Reference Clock Synchronization .................................................................... 2-18