Chapter 4
Signal Connections
PCI-6023E/6024E/6025E User Manual
4-42
©
National Instruments Corporation
show the input and output timing requirements for
the UPDATE* signal.
Figure 4-32. UPDATE* Input Signal Timing
Figure 4-33. UPDATE* Output Signal Timing
The DACs are updated within 100 ns of the leading edge. Separate the
UPDATE* pulses with enough time that new data can be written to the
DAC latches.
The board UI counter normally generates the UPDATE* signal unless you
select some external source. The UI counter is started by the WFTRIG
signal and can be stopped by software or the internal Buffer Counter.
D/A conversions generated by either an internal or external UPDATE*
signal do not occur when gated by the software command register gate.
UISOURCE Signal
Any PFI pin can externally input the UISOURCE signal, which is not
available as an output on the I/O connector. The UI counter uses the
UISOURCE signal as a clock to time the generation of the UPDATE*
signal. You must configure the PFI pin you select as the source for the
UISOURCE signal in the level-detection mode. You can configure the
polarity selection for the PFI pin for either active high or active low.
Figure 4-34 shows the timing requirements for the UISOURCE signal.
Rising-edge
polarity
Falling-edge
polarity
t
w
t
w
= 10 ns minimum
t
w
t
w
= 300-350 ns
PCI.book Page 42 Wednesday, September 16, 1998 9:09 AM
