MYiR MYD-Y6ULX Linux, Product Manual

Page: 5 / 37

www.myirtech.com
MYD-Y6ULX |
Product Manual
5
the board including user manuals, schematic of the base board, peripheral drivers, BSP
source packages, development tools and other related information.
MYIR is using the 528 MHz MCIMX6G2CVM05AB and MCIMX6Y2DVM05AA chip with 14
x 14mm, 0.8 mm ball pitch, 289 MAPBGA package on the MYC-Y6ULX. The
i.MX6ULL\6UL application processor on the MYC-Y6ULX board provides multiple
compatible options of Y0, Y1, Y2, G0, G1, G2 and G3 sub families.MYIR provides the
following three part number by default.
Part No. MYD-Y6ULG2-256N256D-50-I MYD-Y6ULY2-256N256D-50-C MYD-Y6ULY2-4E512D-50-C
Processor MCIMX6G2CVM05AB MCIMX6Y2DVM05AA MCIMX6Y2DVM05AA
RAM 256MB DDR3 256MB DDR3 512MB DDR3
Flash 256MB Nand Flash 256MB Nand Flash 4GB eMMC
WiFi Support Support Reused SDIO with eMMC
Working
Temp.
-40 to +85 Celsius
(WIFI -20 to +65 Celsius)
0 to +70 Celsius 0 to +70 Celsius
Table 1.1 Part Number of MYD-6ULX (default configurations)
MYIR offers customization on optional CPU and memory size configuration in bulk orders.
The differences between these chips are as follows,
Feature MCIMX6G0 MCIMX6G1 MCIMX6G2 MCIMX6G3
Speed 528 MHz 528 MHz, 700 MHz 528 MHz, 700 MHz 528 MHz
Cache 32 KB-I, 32 KB-D
32 KB-I, 32 KB-D
128 KB L2
32 KB-I, 32 KB-D
128 KB L2
32 KB-I, 32 KB-D
128 KB L2
OCRAM 128 KB 128 KB 128 KB 128 KB
DRAM
16-bit LP-DDR2,
DDR3/DDR3L
16-bit LP-DDR2,
DDR3/DDR4L
16-bit LP-DDR2,
DDR3/DDR5L
16-bit LP-DDR2,
DDR3/DDR6L
eFuse 512-bit 1024-bit 1536-bit 2048-bit
NAND
(BCH40)
Yes Yes Yes Yes
EBI Yes Yes Yes Yes
Ethernet 10/100-Mbit/s x 1 10/100-Mbit/s x 1 10/100-Mbit/s x 2 10/100-Mbit/s x 2