LinkIt 2523 HDK v11 User's Guide
© 2015 - 2016 MediaTek Inc.
Page 44 of 82
This document contains information that is proprietary to MediaTek Inc. (“MediaTek”) and/or its licensor(s).
Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.
MA_SPI[0]_CS
O
SPI master chip select
GPIO5
MC[1]_CM0
O
MSDC command, output
GPIO[5]
I/O
General purpose input, output
SLA_EDIDI
I
Slave I2S data input
EINT[4]
I
External interrupt
UTXD[1]
O
UART transmit port, output
MA_SPI[0]_SCK
O
SPI master clock output
GPIO6
MC[1]_DA0
I/O
MSDC data input, output
GPIO[6]
I/O
General purpose input, output
SLA_EDIWS
I
Slave I2S frame clock input
EINT[5]
I
External interrupt
URXD[2]
I
UART receive port, input
MA_SPI[0]_MOSI
O
SPI master MOSI
GPIO7
MC[1]_DA1
I/O
MSDC data input, output
GPIO[7]
I/O
General purpose input, output
SLA_EDICK
I
Slave I2S bit clock input
EINT[6]
I
External interrupt
UTXD[2]
O
UART transmit port, output
MA_SPI[0]_MISO
I
SPI master MISO
BT_BUCK_EN_HW
O
External buck enable pin, output
GPIO14
EINT[12]
I
External interrupt
CLKO[4]
O
Clock output
MA_EDICK
O
Master I2S bit clock output
GPIO[14]
I/O
General purpose input, output
PWM[3]
O
Pulse width modulation in 3.3V
MA_SPI[1]_MISO
I
SPI master MISO
SLA_EDICK
I
Slave I2S bit clock output
GPIO24
CMRST
O
Serial camera reset, output
LSRSTB
O
Serial display reset, output
CLKO[1]
O
Clock output
GPIO[24]
I/O
General purpose input, output
EINT[9]
I
External interrupt
GPCOUNTER_0
I
General interrupt counter, input
JTDI
I
JTAG data input
MC[1]_DA3
I/O
MSDC data input, output
GPIO25
CMPDN
O
Serial camera power down, output
LSCK1
O
Serial display clock, output
DAICLK
O
Digital audio interface clock, output
GPIO[26]
I/O
General purpose input, output
MA_SPI[2]_CS
O
SPI master chip select
