background image

16

Description

IDE Support

IDE Interfaces

The ICH2’s IDE controller has two independent bus-mastering IDE interfaces that can be 

independently enabled. The IDE interfaces support the following modes:
•    Programmed I/O (PIO): processor controls data transfer.
•    8237-style DMA: DMA offloads the processor, supporting transfer rates of up to 16 MB/

      sec.
•    Ultra DMA: DMA protocol on IDE bus supporting host and target throttling and transfer 

      rates of up to 33 MB/sec.
•    ATA-66: DMA protocol on IDE bus supporting host and target throttling and transfer 

      rates of up to 66 MB/sec. ATA-66 protocol is similar to Ultra DMA and is device driver 

      compatible.
•    ATA-100: DMA protocol on IDE bus allows host and target throttling. The ICH2’s ATA-

      100 logic can achieve transfer rates up to 100 MB/sec.  

NOTE

ATA-66 and ATA-100 are faster timings and require a specialized cable to reduce reflections, 

noise, and inductive coupling.
The IDE interfaces also support ATAPI devices (such as CD-ROM drives) and ATA devices 

using the transfer modes.
The BIOS supports Logical Block Addressing (LBA) and Extended Cylinder Head Sector (ECHS) 

translation modes. The drive reports the transfer rate and translation mode to the BIOS. 
The MAXDATA Fusion 6000 System board supports Laser Servo (LS-120) diskette tech-

nology through the IDE interfaces. An LS-120 drive can be configured as a boot device by 

setting the BIOS Setup program’s Boot menu to one of the following:
•    ARMD-FDD (ATAPI removable media device – floppy disk drive)
•    ARMD-HDD (ATAPI removable media device – hard disk drive)

BIOS

The MAXDATA 

Fusion

 6000 System board uses an Intel

®

/AMI BIOS that is stored in the 

Firmware Hub (FWH) and can be updated using a disk-based program.  The FWH contains the 

BIOS Setup program, POST, the PCI auto-confi guration utility, and Plug and Play support.
The MAXDATA 

Fusion

 6000 System board supports system BIOS shadowing, allowing the 

BIOS to execute from 64-bit onboard write-protected system memory.
The BIOS displays a message during POST identifying the type of BIOS and a revision code.  

The initial production BIOS is identifi ed as PT84510A.86B.
When the MAXDATA 

Fusion

 6000 System board’s jumper is set to confi guration mode and 

the system is powered-up, the BIOS compares the processor version and the microcode 

version in the BIOS and reports if the two match.

PCI Auto Configuration

The BIOS can automatically configure PCI devices. PCI devices may be onboard or add-in 

cards.  Auto configuration lets a user insert or remove PCI cards without having to configure 

the system. When a user turns on the system after adding a PCI card, the BIOS automatically 

configures  interrupts,  the  I/O  space,  and  other  system  resources.  Any  interrupts  set  to 

Available in Setup are considered to be available for use by the add-in card. Auto configuration 

information is stored in ESCD format.

Summary of Contents for FUSION 6000 I

Page 1: ...1 MAXDATA Fusion 6000 System Manual MAXDATA Fusion 6000...

Page 2: ...2 Inhalt...

Page 3: ...re Management ASIC 14 Fan Monitoring 14 Real Time Clock CMOS SRAM and Battery 14 Legacy USB Support 15 IDE Support 16 IDE Interfaces 16 BIOS 16 PCI Auto Configuration 16 PCI IDE Support 17 Language Su...

Page 4: ...NIC Connector and Status LEDs 28 Hardware Monitoring 28 3 Regulatory and Integration Information 29 Product Regulatory Compliance 29 Product Safety Compliance 29 Product EMC Compliance 29 Product Reg...

Page 5: ...2 Supported Processors 11 3 Supported Memory Configurations 11 4 Supervisor and User Password Functions 19 5 Effects of Pressing the Power Switch 21 6 Power States and Targeted System Power 21 7 Wake...

Page 6: ...6 Contents...

Page 7: ...ipheral devices are not tight Make sure that all power and connection cables are positioned so that they are not trip hazards When you save data to your system s hard disks or to a floppy disk they ar...

Page 8: ...Parallelport H USB Connector 2 D Serial port A Serieller Port A I NIC 2 E VGA port Powering up the system At the front of the case you can find the neccessary controls like power button reset button a...

Page 9: ...external USB ports with an additional internal header providing two optional USB ports for front panel support One serial port and one serial port header One parallel port Two IDE interfaces with UDMA...

Page 10: ...ler hub ICH2 E Back panel connectors T HDD LED connector F System fan fan 2 U Configuration jumper block G 12 V auxiliary power connector V Front panel header H PGA478 processor socket W System fan fa...

Page 11: ...x 16 empty 4 128 MB DS 64 Mbit 8 M x 8 8 M x 8 16 Note 1 128 MB SS 128 Mbit 16 M x 8 empty 8 128 MB SS 256 Mbit 16 M x 16 empty 4 256 MB DS 128 Mbit 16 M x 8 16 M x 8 16 Notes 1 and 2 256 MB SS 256 Mb...

Page 12: ...r ACPI Rev 1 0b compliant power management Intel 82801BA I O Controller Hub ICH2 The Intel 82801BA ICH2 has these features 33 MHz Peripheral Component Interface PCI Local Bus slots supporting PCI spec...

Page 13: ...a transfers at speeds up to 115 2 kb s with BIOS support Parallel Port The 25 pin D Sub parallel port connector is located on the back panel In the BIOS Setup program the parallel port can be set to t...

Page 14: ...nputs Monitoring can be implemented using Intel LANDesk Client Manager or third party software Real Time Clock CMOS SRAM and Battery The real time clock provides a time of day clock and a multi centur...

Page 15: ...le Use shielded cable that meets the requirements for full speed devices Legacy USB support operates as follows 1 When the user applies power to the computer legacy support is disabled 2 POST begins 3...

Page 16: ...ive can be configured as a boot device by setting the BIOS Setup program s Boot menu to one of the following ARMD FDD ATAPI removable media device floppy disk drive ARMD HDD ATAPI removable media devi...

Page 17: ...messages are supported in two languages US English and Spanish Additional languages may be flashed in if desired German Italian and French available The default language is US English which is present...

Page 18: ...to a boot time that might be so fast that necessary logo screens and POST messages cannot be seen This boot time may be so fast that some drives might be not be initialized at all If this condition sh...

Page 19: ...lities operational status and installation dates for system components The MIF database defines the data and provides the method for accessing this information The BIOS enables applications such as th...

Page 20: ...port Resume on Ring The operation of Resume on Ring can be summarized as follows Resumes operation from the ACPI S1 Requires only one call to access the system Detects incoming call similarly for ext...

Page 21: ...gets See the ACPI specification for a complete description of the various system and power states Table 6 Power States and Targeted System Power Global States Sleeping States Processor States Device S...

Page 22: ...tem board provides several power management hardware features including Power connector Fan connectors LAN wake capabilities Instantly Available PC technology Resume on Ring Wake from USB Wake from PS...

Page 23: ...r input of the Hardware Management ASIC LAN Wake Capabilities CAUTION For LAN wake capabilities the 5 V standby line for the power supply must be capable of providing adequate 5 V standby current Fail...

Page 24: ...LED Resume on Ring The operation of Resume on Ring can be summarized as follows Resumes operation from ACPI S1 state Requires only one call to access the computer Detects incoming call similarly for e...

Page 25: ...he Ultra DMA 33 ATA 66 100 connectors will be allocated a GPIO to disable the device Device IDs IDSEL Each device under the PCI hub bridge has its IDSEL signal connected to one bit of AD 31 16 which a...

Page 26: ...e drive three drives RAID 0 One to four drives are required RAID 0 configurations are used for high performance applications as it doubles the sustained transfer rate of its drives RAID 1 configuratio...

Page 27: ...ory Interface The memory controller subsystem of the Rage XL arbitrates requests from direct memory interface the VGA graphics controller the drawing coprocessor the display controller the video scala...

Page 28: ...stem board has an integrated Hardware Management ASIC that is responsible for hardware monitoring Together the Hardware Management ASIC and the Intel LANDesk Client Manager LDCM 6 3 software provide b...

Page 29: ...d verified to comply with the following electromagnetic compatibility EMC regulations when installed a compatible Intel host system FCC Class A Verification Radiated Conducted Emissions USA CISPR 22 3...

Page 30: ...ed to try to correct the interference by one or more of the following measures Reorient or relocate the receiving antenna Increase the separation between the equipment and the receiver Connecttheequip...

Page 31: ...d by chassis and module suppliers you increase safety risk and the possibility of noncompliance with regional laws and regulations Prevent Power Supply Overload Do not overload the power supply output...

Reviews: