background image

AD3V

P. 6 / 8           EM-1389 Rev.13

         5-2-55, Minamitsumori, Nishinari-ku, Osaka 557-0063 JAPAN

Phone: +81(6)6659-8201   Fax: +81(6)6659-8510   E-mail: [email protected]

MDF.

CODE

ITEM

DATA

CONTENTS

DEFAULT

P/L

N/A

-9999 – 9999

Output display in engineering unit with ITEM 01 DATA 1 (as set in ITEM 06/07)

––

(-FFFF – FFFF)

Loop test output with ITEM 01 DATA 2 (‘L’ is indicated as ITEM No.)
BCD or binary (with polarity), offset binary, two's complement, reflected binary

01

1, 2, 3

Modification code

1 : Data indication only.

1

2 : All parameters are modifiable.
3 : Only ITEM 24 is modifiable.

02

N/A

0 – 99

Status indication (“0” is normally indicated.)

0

0: Normal     1: Memory error     10: Out of input range -15 – 115%

03

N/A

-15.0 – 115.0

Input indicated in % (of the range set in ITEM 22/23)

––

04

2

-99.99 – 99.99

Zero adjustment (%) (fine adj. of the value set in ITEM 22)

0.00

05

2

-99.99 – 99.99

Span adjustment (%) (fine adj. of the value set in ITEM 23)

0.00

06

2

-9999 – 9999

BCD

Display range scaling     0% *

1

-1000

07

2

-9999 – 9999

Display range scaling 100% *

1

1000

06

2

-7FFF – 7FFF

Binary

Display range scaling     0% *

1

-7FFF

07

2

-7FFF – 7FFF

Display range scaling 100% *

1

7FFF

06

2

0000 – FFFF

Offset binary

Display range scaling     0% *

1

0000

07

2

0000 – FFFF

Display range scaling 100% *

1

FFFF

06

2

8000 – 7FFF

Two's complement

Display range scaling     0% *

1

8000

07

2

8000 – 7FFF

Display range scaling 100% *

1

7FFF

06

2

0000 – FFFF

Reflected binary

Display range scaling     0% *

1

0000

07

2

0000 – FFFF

Display range scaling 100% *

1

FFFF

08

2

0 – 99

Power ON-delay time (seconds)

5

09

2

0, 1, 2, 3, 4

Display code

0 : BCD with polarity (decimal)

0

1 : Binary with polarity

2 : Offset binary

3 : Two's complement

4 : Relfected binary

10

2

0, 1, 2, 3, 4

Available number of bits

0

0: 16 bits      1: 14 bits       2: 12 bits       3: 10 bits       4: 8 bits

11

2

0, 1, 2

Parity check

0

0: Disable      1: Enable Parity per each digit       2: Enable Parity for all digits

12

2

0, 1

Odd or even parity (Adjust the number of Hi output.)

0

0 : Odd (CMOS), Even (open collector)
1 : Even (CMOS), Odd (open collector)

13

2

0, 1

POL, OVF output logic

0 : Data available at High (CMOS) or ON (open collector)

0

1 : Data available at Low (CMOS) or OFF (open collector)

14

2

0, 1

Data output logic *

2

0 : Positive (CMOS), Negative (open collector)

0

1 : Negative (CMOS), Positive (open collector)

15

2

0, 1

HOLD input logic

0 : HOLD at Low or shortcircuit

0

1 : HOLD at High or open circuit

16

2

0, 1

DAV output logic

0 : Data available at High (CMOS) or ON (open collector)

0

1 : Data available at Low (CMOS) or OFF (open collector)

17

2

1 – 50

DAV output time (msec.) selectable up to 50% of the Output Rate (ITEM 20)

1

18

2

0, 1, 2, 3, 4, 5

Moving average (10 msec./sampling)

1

0: No   1: 5 samples   2: 8 samples   3: 12 samples   4: 20 samples   5: 36 samples

19

2

0.0 – 60.0

Delay buffer (seconds, 0 – 90%)

0.5

20

2

1 – 20

Output rate ‘n’ ratio (n : 1 – 20 times)

1

21

2

0, 1 – 60

Power-saving mode

0 : Continuous display

10

1 – 60 : Time before display turned off (minutes)

22

2

-1.00 – 1.00

Input code S1

    0% input voltage (V) *

3

-1.00

23

2

-1.00 – 1.00

100% input voltage (V) *

3

1.00

22

2

-10.0 – 10.0

Input code S2

    0% input voltage (V) *

3

-10.0

23

2

-10.0 – 10.0

100% input voltage (V) *

3

10.0

22

2

-30.0 – 30.0

Input code S3

    0% input voltage (V) *

3

-30.0

23

2

-30.0 – 30.0

100% input voltage (V) *

3

30.0

22

2

0.0 – 50.0

Input code Z1

    0% input current (mA) *

3

4.0

23

2

0.0 – 50.0

100% input current (mA) *

3

20.0

24

3

0, 1

Reset all settings *

4

0

25

N/A

ROM version

*1: Of the range set in ITEM 04/05.  ITEM 06 < ITEM 07.          *2: ITEM 13, 15 or 16 is independent from ITEM 14.
*3: ITEM 22 < ITEM 23.
*4: Press DATA UP key and choose DATA 1.  Double-click DATA DOWN key.  The display shows DATA 0 after the initialization is
complete.

Summary of Contents for AD3V

Page 1: ...ck the power rating for the unit on the specification label Rating 100 240V AC 85 264V 47 66 Hz approx 5VA Rating 12 24V DC 10 8 26 4V approx 4W Rating 110V DC 85 150V approx 4W UNPLUGGING THE UNIT Before you remove the unit from its base socket or mount it turn off the power supply and signal input for safety INSTRUCTION MANUAL MODEL AD3V Input Resistor A D CONVERTER 16 bit resolution Connection ...

Page 2: ...nput resistor is provided with the module attach it together with input wiring to the input screw terminals DIMENSIONS mm inch PIN NO ASSIGNMENT PIN NO ASSIGNMENT 1 B0 17 COM 2 B1 18 COM 3 B2 19 OVF 4 B3 20 POL 5 B4 21 DAV 6 B5 22 HOLD 1 7 B6 23 P0 2 8 B7 24 P1 9 B8 25 P2 10 B9 26 P3 11 B10 12 B11 13 B12 14 B13 15 B14 16 B15 1 HOLD signal is for input the others are for output 2 P 0 corresponds to...

Page 3: ...0 ms approx 1 ms HOLD INPUT Data output is halt during HOLD input DAV is output during DATA output Varies by individual module Set to n times with ITEM 20 Selectable with ITEM 17 CONNECTION EXAMPLES AD3V 26 pin CONNECTOR H 4 5V or more L 0 5V or less OUTPUT COMMON AD3V 26 pin CONNECTOR Max collector emitter voltage 30V DC Max collector current 30mA V OUTPUT COMMON LOAD CMOS LEVEL 5V CMOS OPEN COLL...

Page 4: ...DIGITAL OUTPUT FS ANALOG INPUT INPUT OUTPUT RELATIONSHIP EXAMPLES FS FS stands for 15 of the input range which is configured by ITEM22 0 input voltage and ITEM23 100 input voltage FS stands for 115 of the input range OVF When one of the following conditions is true the digital output overflows OVF 1 When the input signal is out of the range between FS and FS 2 When the display value output signal ...

Page 5: ...i Lo Hi 8 Hi Lo Lo Lo Lo Hi 9 Hi Lo Lo Hi Hi Lo 10 Hi Lo Hi Lo Hi Lo 11 Hi Lo Hi Hi Lo Hi 12 Hi Hi Lo Lo Hi Lo 13 Hi Hi Lo Hi Lo Hi 14 Hi Hi Hi Lo Lo Hi 15 Hi Hi Hi Hi Hi Lo Negative Logic I14 1 Lo True Hi False DATA 8 4 2 1 PARITY Even I12 0 Odd I12 1 0 Hi Hi Hi Hi Hi Lo 1 Hi Hi Hi Lo Lo Hi 2 Hi Hi Lo Hi Lo Hi 3 Hi Hi Lo Lo Hi Lo 4 Hi Lo Hi Hi Lo Hi 5 Hi Lo Hi Lo Hi Lo 6 Hi Lo Lo Hi Hi Lo 7 Hi Lo...

Page 6: ...of bits 0 0 16 bits 1 14 bits 2 12 bits 3 10 bits 4 8 bits 11 2 0 1 2 Parity check 0 0 Disable 1 Enable Parity per each digit 2 Enable Parity for all digits 12 2 0 1 Odd or even parity Adjust the number of Hi output 0 0 Odd CMOS Even open collector 1 Even CMOS Odd open collector 13 2 0 1 POL OVF output logic 0 Data available at High CMOS or ON open collector 0 1 Data available at Low CMOS or OFF o...

Page 7: ...ay code to binary 0 Input Press ITEM or key until the display shows ITEM 22 Press DATA or key until the DATA display shows 1 0 100 Input Press ITEM or key until the display shows ITEM 23 Press DATA or key until the DATA display shows 5 0 Go to the MONITOR mode Press ITEM or key until the display shows ITEM 01 Press DATA or key until the display shows DATA 1 LOOP TEST OUTPUT The loop test output is...

Page 8: ...meter 3 Input Check that the input signal is within 0 100 of the full scale 4 Output Open collector Check that the output load is 30V DC 30mA at the maximum Saturation voltage is 1 1V DC Check the input threshold voltage at L level of the connected device to be greater than that CMOS level Check the output voltage H 4 5V DC L 0 5V DC LIGHTNING PROTECTION In order to protect the unit from lightning...

Reviews: