LTC4000
15
4000fb
For more information
operaTion
behavior, BGATE also allows current to flow from the CSN
pin to the BAT pin during charging.
There are two regions of operation when current is
flowing from the CSN pin to the BAT pin. The first is
when charging into a battery whose voltage is below
the instant-on threshold (V
OFB
< V
OUT(INST_ON)
). In this
region of operation, the controller regulates the voltage
at the CSP pin to be approximately 86% of the final float
voltage level (V
OUT(INST_ON)
). This feature provides a CSP
voltage significantly higher than the battery voltage when
charging into a heavily discharged battery. This instant-on
feature allows the LTC4000 to provide sufficient voltage at
the output (CSP pin), independent of the battery voltage.
The second region of operation is when the battery feedback
voltage is greater than or equal to the instant-on threshold
(V
OUT(INST_ON)
). In this region, the BGATE pin is driven
low and clamped at V
BGATE(ON)
to allow the PMOS to turn
completely on, reducing any power dissipation due to the
charge current.
Battery Temperature Qualified Charging
The battery temperature is measured by placing a nega-
tive temperature coefficient (NTC) thermistor close to the
battery pack. The comparators CP3 and CP4 implement
the temperature detection as shown in the Block Diagram
in Figure 1. The rising threshold of CP4 is set at 75% of
V
BIAS
(cold threshold) and the falling threshold of CP3 is
set at 35% of V
BIAS
(hot threshold). When the voltage at
the NTC pin is above 75% of V
BIAS
or below 35% of V
BIAS
then the LTC4000 pauses any charge cycle in progress.
When the voltage at the NTC pin returns to the range of
40% to 70% of V
BIAS
, charging resumes.
When charging is paused, the external charging PMOS
turns off and charge current drops to zero. If the LTC4000
is charging in the constant voltage mode and the charge
termination timer is enabled, the timer pauses until the
thermistor indicates a return to a valid temperature. If the
battery charger is in the trickle charge mode and the bad
battery detection timer is enabled, the bad battery timer
pauses until the thermistor indicates a return to a valid
temperature.
Input UVLO and Voltage Monitoring
The regulated voltage on the BIAS pin is available as soon
as V
IN
≥ 3V. When V
IN
≥ 3V, the FBG pin is pulled low to
GND with a typical resistance of 100Ω and the rest of the
chip functionality is enabled.
When the IN pin is high impedance and a battery is con-
nected to the BAT pin, the BGATE pin is pulled down with
a 2μA (typical) current source to hold the battery PMOS
gate voltage at V
BGATE(ON)
below V
BAT
. This allows the
battery to power the output. The total quiescent current
consumed by LTC4000 from the battery when IN is not
valid is typically ≤ 10µA.
When the IN pin is high impedance, the input ideal diode
function for the external FET connected to the IGATE pin is
disabled. To ensure that this FET is completely turned off
when the voltage at the IN pin is not within its operating
range, connect a 10M pull-up resistor between the IGATE
pin and the CSP pin.
Besides the internal input UVLO, the LTC4000 also provides
voltage monitoring through the VM pin. The
RST
pin is
pulled low when the voltage on the VM pin falls below
1.193V (typical). On the other hand, when the voltage on
the VM pin rises above 1.233V (typical), the
RST
pin is
high impedance.
One common use of this voltage monitoring feature is to
ensure that the converter is turned off when the voltage
at the input is below a certain level. In this case, connect
the
RST
pin to the DC/DC converter chip select or enable
pin (see Figure 6).
Figure 6. Input Voltage Monitoring with
RST
Connected to
the EN Pin of the DC/DC Converter
IN
CP1
LTC4000
IN
CLN
RST
R
IS
VM
4000 FO6
R
VM2
R
VM1
1.193V
+
–
IN
DC/DC
CONVERTER
EN