LG MG210, Service Manual, Page: 21 / 127

3. H/W Circuit Description
- 20 -
3.4 Digital Baseband (DBB) Processor
3.4.1. General Description
CALYPSO is a chip implementing the digital base-band processes of a GSM/GPRS mobile phone.
This chip combines a DSP sub-chip (LEAD2 CPU) with its program and data memories, a Micro- -
Controller core with emulation facilities (ARM7TDMIE), internal 8Kb of Boot ROM memory, 4M bit
SRAM memory, a clock squarer cell, several compiled single-port or 2-ports RAM and CMOS gates.
The chip will fully support the Full-Rate, Enhanced Full-Rate and Half-Rate speech coding.
CALYPSO implements all features for the structural test of the logic (full-SCAN, BIST, PMT, JTAG
boundary-SCAN).
Figure 7. Top level block diagram of the Calypso-AMR C035(D751992AZHHR)
Z3X-BOX.COM