![LG LGV909DW Service Manual Download Page 47](http://html.mh-extra.com/html/lg/lgv909dw/lgv909dw_service-manual_220821047.webp)
3. TECHNICAL BRIEF
- 47 -
Copyright © 2011 LG Electronics. Inc. All right reserved.
Only for training and service purposes
LGE Internal Use Only
͑
ͽͶ͑ͺΟΥΖΣΟΒΝ͑ΆΤΖ͑ΟΝΪ͑
͑
3.11.4. Voice DSP (Fortemedia_FM31-39X)
FM31-39X has the ability of communication to the host system either through I2S(Inter-IC-Sound) or
PCM(Pulse Code Modulation) interfaces.
The microphone input is captured through digital microphone Interface, passed through FM31-39X digital
voice processor and the processed data output to the host system.
This SOC includes a high performance and low power DSP(Digital Signal Processor) that comes with a
hardware accelerator, an internal ROM and a RAM. The new BrightVoiceTM processing Technology enhances
the playback intelligibility of the far side voice by monitoring the local ambient noise and enhancing the
speaker output
18 Dec 09
8
CY09-DS-FM31-39X-01 V1.1
FM31-39X
Preliminary Data Sheet
1.4 Internal Hardware Block Diagram
SHI
MIC 0
Clock Generator
MIC 1
VDDIO
Digital Filters
RAMs
ROMs
Hardware
Accelerators
I
2
S
or
PCM
Mode
Controls
16
16
fs
Digital
Microphone
Module
FM31-39X
PDMCLK
PDMDATA
PLL
VDDP
BCLK
FSC/LRCK
MCLK
T
xD
C
/R
xD
C
T
xD
P
/R
xD
P
2
2
TEST
RST#
PWDN#
GPIO
BP#
SCL
SDA
Power Switch
VDDC
VSS
(2pins)
VCPD
(2pins)
VSSP
Voice Processor
&
Bright Voice
Engine
Figure 2: FM31-39X Hardware Block Diagram
1.5 System Application Block Diagram
Figure 3: System Application Block Diagram
FM31-39X
Digital
Voice Processor
&
Bright Voice
™
Engine
TxDP
(I
2
S/PCM)
Audio
CODEC
PDMCLK
Mobile
Application
Processor
or
3G Baseband
Chipsets
Analog
RxDP
(I
2
S/PCM)
TxDC
(I
2
S/PCM)
Bit Clock
Frame Sync
SHI/Ctrls
MCLK
MICin
PDMDATA
MIC0
MIC1