
- 165 -
Copyright © 2011 LG Electronics. Inc. All right reserved.
Only for training and service purposes
LGE Internal Use Only
7. CIRCUIT DIAGRAM
R332
DNI
U302
6
2
Y
7
1
T
7
1
W
4
1
T
6
2
B
A
3
1
T
4
B
6
D
5
B
4
A
3
A
4
V
2
W
1
L
2
T
5
K
5
T
4
L
5
L
6
E
1
G
4
H
2
H
2
L
4
K
1
N
5
N
4
R
4
P
2
P
1
T
4
U
2
V
1
V
5
R
2
N
4
N
1
C
4
W
5
V
1
P
4
T
5
P
5
H
1
K
4
F
2
K
4
G
5
G
2
G
1
H
1
E
2
E
4
D
5
F
2
C
5
D
AB22
U10
AC22
U11
AC19
T9
AC20
T10
AC21
AC18
AB5
W1
AA2
Y7
W7
AC5
Y4
W6
W14
Y12
Y20
AC12
AC11
Y6
AA1
AC14
AB10
AC10
AB9
AC9
AB11
AC8
Y10
AB8
AC7
W10
AB7
Y8
AC4
AB4
W8
AC3
N7
AB12
AB13
N8
AC13
AB14
P8
U13
AB27
Y28
AB17
AC17
AB16
AC16
U8
P7
AC24
A10
G11
G12
B6
H12
D17
D14
D16
B18
B17
D15
A18
G16
H15
G14
W19
W18
W24
Y24
AB19
AB18
AB20
AB21
U25
N29
P29
R29
T29
U29
V29
V28
U28
D29
E29
F28
E28
F29
G29
J28
H28
H29
J29
E20
A20
A19
A24
A25
B27
B26
A26
A27
B24
B23
A22
A23
N20
C29
8
1
Y
9
H
5
1
C
A
5
1
U
9
U
8
M
8
L
8
K
8
J
1
1
H
0
1
H
9
1
Y
4
1
U
7
2
C
A
5
2
Y
5
1
T
9
2
A
A
6
1
Y
6
2
C
A
6
1
W
2
1
W
4
1
Y
9
2
Y
7
1
Y
8
2
A
A
3
1
G
6
1
A
6
1
E
7
1
A
3
2
C
A
3
2
B
A
1
1
T
4
2
B
A
3
1
D
0
1
E
2
1
E
4
1
A
7
L
7
E
7
K
7
J
8
1
G
8
1
E
8
1
D
3
1
A
3
1
B
8
E
2
1
A
9
E
2
1
B
0
1
D
0
1
B
9
B
1
1
D
9
D
7
A
4
1
B
N
_
T
U
O
S
E
R
3
5
_
O
I
P
G
/
K
L
C
_
1
C
C
D
S
8
5
_
O
I
P
G
/
D
M
C
_
1
C
C
D
S
4
5
_
O
I
P
G
/
0
_
A
T
A
D
_
1
C
C
D
S
5
5
_
O
I
P
G
/
1
_
A
T
A
D
_
1
C
C
D
S
6
5
_
O
I
P
G
/
2
_
A
T
A
D
_
1
C
C
D
S
7
5
_
O
I
P
G
/
3
_
A
T
A
D
_
1
C
C
D
S
9
6
_
O
I
P
G
/
K
L
C
_
3
C
C
D
S
4
7
_
O
I
P
G
/
D
M
C
_
3
C
C
D
S
0
7
_
O
I
P
G
/
0
_
A
T
A
D
_
3
C
C
D
S
1
7
_
O
I
P
G
/
1
_
A
T
A
D
_
3
C
C
D
S
2
7
_
O
I
P
G
/
2
_
A
T
A
D
_
3
C
C
D
S
3
7
_
O
I
P
G
/
3
_
A
T
A
D
_
3
C
C
D
S
4
9
_
O
I
P
G
/
E
L
B
A
S
I
D
_
G
O
D
W
/
2
_
C
F
R
G
5
9
_
O
I
P
G
/
M
O
R
_
M
O
R
F
_
T
O
O
B
/
3
_
C
F
R
G
6
9
_
O
I
P
G
/
T
O
O
B
_
D
E
L
I
A
F
/
4
_
C
F
R
G
8
2
_
O
I
P
G
/
0
_
0
I
B
S
G
9
2
_
O
I
P
G
/
1
_
0
I
B
S
G
0
3
_
O
I
P
G
/
T
N
I
_
M
F
_
T
X
E
/
2
_
0
I
B
S
G
1
3
_
O
I
P
G
/
3
_
0
I
B
S
G
2
3
_
O
I
P
G
/
0
_
1
I
B
S
G
3
3
_
O
I
P
G
/
1
_
1
I
B
S
G
4
3
_
O
I
P
G
/
Q
R
I
_
C
F
N
/
2
_
1
I
B
S
G
5
3
_
O
I
P
G
/
N
W
O
D
T
U
H
S
_
C
F
N
/
3
_
1
I
B
S
G
6
3
_
O
I
P
G
/
0
_
2
I
B
S
G
7
3
_
O
I
P
G
/
1
_
2
I
B
S
G
8
3
_
O
I
P
G
/
2
_
2
I
B
S
G
9
3
_
O
I
P
G
/
3
_
2
I
B
S
G
4
4
_
O
I
P
G
/
0
_
4
I
B
S
G
5
4
_
O
I
P
G
/
1
_
4
I
B
S
G
6
4
_
O
I
P
G
/
2
_
4
I
B
S
G
7
4
_
O
I
P
G
/
3
_
4
I
B
S
G
3
1
_
O
I
P
G
/
K
L
C
E
C
A
R
T
_
M
T
E
1
_
O
I
P
G
/
L
T
C
E
C
A
R
T
_
M
T
E
2
_
O
I
P
G
/
0
_
A
T
A
D
E
C
A
R
T
_
M
T
E
3
_
O
I
P
G
/
1
_
A
T
A
D
E
C
A
R
T
_
M
T
E
2
1
_
O
I
P
G
/
0
1
_
A
T
A
D
E
C
A
R
T
_
M
T
E
0
_
O
I
P
G
/
1
1
_
A
T
A
D
E
C
A
R
T
_
M
T
E
4
1
_
O
I
P
G
/
2
1
_
A
T
A
D
E
C
A
R
T
_
M
T
E
4
_
O
I
P
G
/
2
_
A
T
A
D
E
C
A
R
T
_
M
T
E
1
1
_
O
I
P
G
/
9
_
A
T
A
D
E
C
A
R
T
_
M
T
E
2
5
_
O
I
P
G
/
M
D
_
C
C
I
U
1
5
_
O
I
P
G
/
P
D
_
C
C
I
U
9
4
_
O
I
P
G
/
K
L
C
_
M
I
S
U
8
4
_
O
I
P
G
/
A
T
A
D
_
M
I
S
U
0
5
_
O
I
P
G
/
T
E
S
E
R
_
M
I
S
U
K
C
T
R
K
C
T
O
D
T
I
D
T
N
_
T
S
R
T
S
M
T
7
2
_
O
I
P
G
9
5
_
O
I
P
G
0
6
_
O
I
P
G
8
6
_
O
I
P
G
5
7
_
O
I
P
G
RF_RBIAS
XO_RF
PRX_LB1_INM
PRX_LB1_INP
PRX_LB2_INM
PRX_LB2_INP
PRX_MB1_INM
PRX_MB1_INP
PRX_MB2_INM
PRX_MB2_INP
PRX_HB_INM
PRX_HB_INP
GNSS_INP
GNSS_INM
VTUNE_SHDR
DRX_LB1_INM
DRX_LB1_INP
DRX_LB2_INM
DRX_LB2_INP
DRX_MB1_INM
DRX_MB1_INP
DRX_MB2_INM
DRX_MB2_INP
DRX_HB_INM
DRX_HB_INP
TX_LB1
TX_LB2
TX_LB3
TX_LB4
TX_MB1
TX_MB2
TX_MB3
TX_MB4
PDET_IN
PMIC_SSBI
PS_HOLD
PMIC_INT_N
XO_OUT_D1_EN
XO_OUT_D0_EN/GPIO_99
XO_OUT_A0_EN/GPIO_98
PA_R0
PA_R1
PA_ON0/GPIO_85
PA_ON1/GPIO_86
PA_ON2/GRFC_8/GPIO_87
RF_SWITCH_0/BOOT_SCUR/GPIO_88
RF_SWITCH_1/GPIO_89
RF_SWITCH_2/GRFC_0/GPIO_90
GRFC_14/GPIO_93
GRFC_13/GPIO_92
GRFC_12/GPIO_91
GRFC_5/GPIO_97
SLEEP_CLK
SYS_CLK
MODE_2
MODE_1
MODE_0
RESIN_N
EBI2_A0/GSBI3_0/GPIO_40
EBI2_A1/GSBI3_1/GPIO_41
EBI2_A2/GSBI3_2/GPIO_42
EBI2_A3/GSBI3_3/GPIO_43
EBI2_A4/GPIO_79
EBI2_A5/EBI2_SEC_BUSY_N/GPIO_80
EBI2_A6/ETM_TRACEDATA_6/GPIO_8
EBI2_A7/ETM_TRACEDATA_7/GPIO_9
EBI2_A8/ETM_TRACEDATA_8/GPIO_10
EBI2_A9/SDCC2_CLK/GPIO_62
EBI2_A10/SDCC2_DATA_0/GPIO_63
EBI2_A11/SDCC2_DATA_1/GPIO_64
EBI2_A12/SDCC2_DATA_2/GPIO_65
EBI2_A13/SDCC2_DATA_3/GPIO_66
EBI2_A14/SDCC2_CMD/GPIO_67
EBI2_A15/HEADSET_DET_N/GPIO_78
EBI2_AD0
EBI2_AD1
EBI2_AD2
EBI2_AD3
EBI2_AD4
EBI2_AD5
EBI2_AD6
EBI2_AD7
EBI2_AD8
EBI2_AD9
EBI2_AD10
EBI2_AD11
EBI2_AD12
EBI2_AD13
EBI2_AD14
EBI2_AD15
EBI2_ASYNC_WAIT_N/GPIO_61
EBI2_CS0_N
EBI2_CS1_N
EBI2_CS2_N/EBI2_BUSY_N/GPIO_81
EBI2_CS3_N/GPIO_82
EBI2_CS4_N/ETM_TRACEDATA_3/GPIO_5
EBI2_CS5_N/ETM_TRACEDATA_4/GPIO_6
EBI2_CS6_N/ETM_TRACEDATA_5/GPIO_7
EBI2_LB_N
EBI2_LCD_CS_N
EBI2_LCDEN_WAIT_N
EBI2_LCDRS_ADV_N
EBI2_MEM_CLK
EBI2_OE_N
EBI2_UB_N
EBI2_WE_N
GP_PDM/GPIO_83
GPIO_18
GPIO_19
GPIO_20
GPIO_21
GPIO_22
GPIO_23
GPIO_24
GPIO_25
GPIO_26
0
A
_
1
I
B
E
1
A
_
1
I
B
E
2
A
_
1
I
B
E
3
A
_
1
I
B
E
4
A
_
1
I
B
E
5
A
_
1
I
B
E
6
A
_
1
I
B
E
7
A
_
1
I
B
E
8
A
_
1
I
B
E
9
A
_
1
I
B
E
0
1
A
_
1
I
B
E
1
1
A
_
1
I
B
E
2
1
A
_
1
I
B
E
3
1
A
_
1
I
B
E
4
1
A
_
1
I
B
E
5
1
A
_
1
I
B
E
L
A
C
_
1
I
B
E
N
_
S
A
C
_
1
I
B
E
0
E
K
C
_
1
I
B
E
1
E
K
C
_
1
I
B
E
N
_
0
S
C
_
1
I
B
E
N
_
1
S
C
_
1
I
B
E
0
D
_
1
I
B
E
1
D
_
1
I
B
E
2
D
_
1
I
B
E
3
D
_
1
I
B
E
4
D
_
1
I
B
E
5
D
_
1
I
B
E
6
D
_
1
I
B
E
7
D
_
1
I
B
E
8
D
_
1
I
B
E
9
D
_
1
I
B
E
0
1
D
_
1
I
B
E
1
1
D
_
1
I
B
E
2
1
D
_
1
I
B
E
3
1
D
_
1
I
B
E
4
1
D
_
1
I
B
E
5
1
D
_
1
I
B
E
K
L
C
D
_
1
I
B
E
B
K
L
C
D
_
1
I
B
E
0
M
Q
D
_
1
I
B
E
1
M
Q
D
_
1
I
B
E
0
S
Q
D
_
1
I
B
E
1
S
Q
D
_
1
I
B
E
N
_
S
A
R
_
1
I
B
E
N
_
E
W
_
1
I
B
E
N
D
_
Y
H
P
B
S
U
P
D
_
Y
H
P
B
S
U
D
I
_
Y
H
P
B
S
U
T
X
E
R
_
Y
H
P
B
S
U
S
U
B
V
_
Y
H
P
B
S
U
6
1
_
O
I
P
G
/
4
1
_
A
T
A
D
E
C
A
R
T
_
M
T
E
/
A
T
A
D
_
B
S
U
_
S
F
7
1
_
O
I
P
G
/
5
1
_
A
T
A
D
E
C
A
R
T
_
M
T
E
/
K
L
C
_
P
G
/
N
_
E
O
_
B
S
U
_
S
F
5
1
_
O
I
P
G
/
3
1
_
A
T
A
D
E
C
A
R
T
_
M
T
E
/
0
E
S
_
B
S
U
_
S
F
6
7
_
O
I
P
G
7
7
_
O
I
P
G
4
8
_
O
I
P
G
TP338
TP340
34
3
PT
U301
EUSY0425901
H8BCS0QG0MMR-46M
B6
B3
B4
A4
A7
A3
A6
M8
L7
M7
N5
N4
M4
N3
N2
L8
M6
L6
N7
L5
M3
M2
M1
H7
D5
H8
D7
J1
G2
F2
H2
D3
F8
G8
B7
B8
C7
C8
C6
D8
C5
E6
J5
J7
K8
J8
K7
K6
K5
K4
J2
H3
E1
E2
J3
C4
D2
C3
D1
C2
B2
K3
K2
K1
J4
N9
N6
M10
L9
L2
K10
J10
H9
H1
G9
F10
E9
D10
C9
B10
B5
B1
A9
M5
A5
L4
L3
J6
H6
H5
H4
G7
G6
G5
G4
G3
F7
F6
F5
F4
F3
F1
E8
E7
E5
E4
E3
D6
D4
A2
M9
L10
K9
J9
H10
F9
E10
D9
C10
B9
N8
L1
G10
G1
C1
A8
0
1
N
1
N
0
1
A
1
A
1
C
N
6
2
C
N
8
2
C
N
9
2
C
N
VDD1
VDD2
VDD3
VDD5
VDD4
VDD6
VDDQ1
VDDQ6
VDDQ5
VDDQ4
VDDQ10
VDDQ9
VDDQ2
VDDQ8
VDDQ7
VDDQ3
NC27
NC20
NC21
NC9
NC19
NC8
NC11
NC12
NC17
NC18
NC7
NC16
NC25
NC6
NC10
NC5
NC13
NC14
NC4
NC2
NC24
NC22
NC23
NC15
NC3
VCC1
VCC2
VSS1
VSS4
VSS8
VSSQ5
VSSQ4
VSSQ9
VSSQ8
VSSQ3
VSS2
VSS3
VSSQ10
VSSQ1
VSSQ2
VSS5
VSSQ6
VSSQ7
VSS6
VSS7
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
BA0
BA1
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
/CK
CK
CKE
/CS
/RAS
/CAS
/WED
UDQM
LDQM
UDQS
LDQS
IO0
IO1
IO2
IO3
IO4
IO5
IO6
IO7
IO8
IO9
IO10
IO11
IO12
IO13
IO14
IO15
/CE
/RE
/WE
CLE
ALE
/WP
R/B
VDD_MDM_MSME
MDM_USB_VBUS
54
3
PT
64
3
PT
74
3
PT
84
3
PT
I
N
D
1
3
3
R
CN300
8
7
9
6
10
5
11
4
12
3
13
2
14
1
TP349
TP313
0.1u
C309
44
3
PT
D303
10K
R309
VDD_MDM_MSME
1K
R313
1n
C308
ZD300
47p
C310
51
R328
Q300
4
3
5
2
6
1
S1
D1
G1
G2
D2
S2
K
0
0
1
0
0
3
R
V_USB
MDM_USB_VBUS
9.
94
50
3
R
40
3
PT
20
3
PT
30
3
PT
TP339
I
N
D
3
2
3
R
I
N
D
5
2
3
R
MDM_USB_VBUS
73
3
PT
TP317
TP318
TP319
TP320
53
3
PT
63
3
PT
VDD_MDM_MSME
I
N
D
4
2
3
R
10K
R308
4.7K
R306
02
04
40
3
R
TP312
0.1u
C306
(0603)
0.1u
C307
(0603)
TP307
TP300
VDD_MDM_MSME
VDD_MDM_MSME
TP314
2.2u
C301
0.1u(0603)
C302
TP305
0.1u
C305
(0603)
0.1u
C304
(0603)
0.1u(0603)
C303
K7.
4
10
3
R
D
N
I
_
N
O
X
T
_
M
S
G
UART1_IPC_TXD
UART1_IPC_RXD
UART1_IPC_CTS_N
UART1_IPC_RTS_N
I
S
O
M
_
C
P
I
_
1
I
P
S
O
S
I
M
_
C
P
I
_
1
I
P
S
K
C
S
_
C
P
I
_
1
I
P
S
PWR_DET_IN
PRX_AWS_M
PRX_AWS_P
PRX_W900_P
TX_AWS
W2100_ON
0
L
E
S
_
T
N
A
1
L
E
S
_
T
N
A
2
L
E
S
_
T
N
A
RX_PCS_DCS_M
DRX_2100_AWS_P
DRX_2100_AWS_M
DRX_W900_M
DRX_W900_p
PS_HOLD
TCXO_EN
PMIC_SSBI
PMIC_MDM_IRQ/
EBI2_OE/
EBI2_OE/
EBI2_WE/
EBI2_WE/
EBI2_UB/
EBI2_UB/
EBI2_LB/
EBI2_LB/
EBI1_A[0]
]
0
[
A
_
1
I
B
E
EBI1_A[1]
]
1
[
A
_
1
I
B
E
EBI1_A[2]
]
2
[
A
_
1
I
B
E
EBI1_A[3]
]
3
[
A
_
1
I
B
E
EBI1_A[4]
]
4
[
A
_
1
I
B
E
EBI1_A[5]
]
5
[
A
_
1
I
B
E
EBI1_A[6]
]
6
[
A
_
1
I
B
E
EBI1_A[7]
]
7
[
A
_
1
I
B
E
EBI1_A[8]
]
8
[
A
_
1
I
B
E
EBI1_A[9]
]
9
[
A
_
1
I
B
E
EBI1_A[10]
]
0
1
[
A
_
1
I
B
E
EBI1_A[11]
]
1
1
[
A
_
1
I
B
E
EBI1_A[12]
]
2
1
[
A
_
1
I
B
E
EBI1_D[0]
]
0
[
D
_
1
I
B
E
EBI1_D[1]
]
1
[
D
_
1
I
B
E
EBI1_D[2]
]
2
[
D
_
1
I
B
E
EBI1_D[3]
]
3
[
D
_
1
I
B
E
EBI1_D[4]
]
4
[
D
_
1
I
B
E
EBI1_D[5]
]
5
[
D
_
1
I
B
E
EBI1_D[6]
]
6
[
D
_
1
I
B
E
EBI1_D[7]
]
7
[
D
_
1
I
B
E
EBI1_D[8]
]
8
[
D
_
1
I
B
E
EBI1_D[9]
]
9
[
D
_
1
I
B
E
EBI1_D[10]
]
0
1
[
D
_
1
I
B
E
EBI1_D[11]
]
1
1
[
D
_
1
I
B
E
EBI1_D[12]
]
2
1
[
D
_
1
I
B
E
EBI1_D[13]
]
3
1
[
D
_
1
I
B
E
EBI1_D[14]
]
4
1
[
D
_
1
I
B
E
EBI1_D[15]
]
5
1
[
D
_
1
I
B
E
EBI1_WE/
/
E
W
_
1
I
B
E
EBI1_RAS/
/
S
A
R
_
1
I
B
E
EBI1_DQM[0]
]
0
[
M
Q
D
_
1
I
B
E
EBI1_DQM[1]
]
1
[
M
Q
D
_
1
I
B
E
EBI2_A_D[0]
EBI2_A_D[0]
EBI1_MCLK
K
L
C
M
_
1
I
B
E
EBI1_MCLK/
/
K
L
C
M
_
1
I
B
E
N
E
_
K
L
C
_
1
I
B
E
EBI1_CLK_EN
EBI2_BUSY/
EBI2_BUSY/
/
S
C
_
1
I
B
E
EBI1_CS/
EBI1_BANK_A[1]
]
1
[
A
_
K
N
A
B
_
1
I
B
E
EBI1_BANK_A[0]
]
0
[
A
_
K
N
A
B
_
1
I
B
E
EBI2_A_D[1]
EBI2_A_D[1]
EBI2_A_D[2]
EBI2_A_D[2]
EBI2_A_D[3]
EBI2_A_D[3]
EBI2_A_D[4]
EBI2_A_D[4]
EBI2_A_D[5]
EBI2_A_D[5]
EBI2_A_D[6]
EBI2_A_D[6]
EBI2_A_D[7]
EBI2_A_D[7]
EBI2_A_D[8]
EBI2_A_D[8]
EBI2_A_D[9]
EBI2_A_D[9]
EBI2_A_D[10]
EBI2_A_D[10]
EBI2_A_D[11]
EBI2_A_D[11]
EBI2_A_D[12]
EBI2_A_D[12]
EBI2_A_D[13]
EBI2_A_D[13]
EBI2_A_D[14]
EBI2_A_D[14]
EBI2_A_D[15]
EBI2_A_D[15]
MDM_TCXO
MDM_SLEEP_CLK
MDM_TCK
K
C
T
_
M
D
M
MDM_RTCK
K
C
T
R
_
M
D
M
MDM_TDO
O
D
T
_
M
D
M
MDM_TDI
I
D
T
_
M
D
M
MDM_TMS
S
M
T
_
M
D
M
MDM_TRST/
/
T
S
R
T
_
M
D
M
EBI1_DQS[0]
]
0
[
S
Q
D
_
1
I
B
E
EBI1_DQS[1]
]
1
[
S
Q
D
_
1
I
B
E
EBI1_CAS/
/
S
A
C
_
1
I
B
E
K
L
C
_
M
D
M
_
M
I
S
U
A
T
A
D
_
M
D
M
_
M
I
S
U
/
T
E
S
E
R
_
M
D
M
_
M
I
S
U
PON_RESET/
/
P
W
_
2
I
B
E
EBI2_WP/
MODE1
MODE1
MODE2
MODE2
MODE0
MODE0
JTAG_PS_HOLD
MDM_RF_TCXO
EBI2_CS/
EBI2_CS/
MDM_JTAG_RESET/
MDM_JTAG_RESET/
MDM_USB_VBUS_EN
8
V
1
_
M
D
M
_
X
R
_
T
R
A
U
8
V
1
_
M
D
M
_
X
R
_
T
R
A
U
8
V
1
_
M
D
M
_
X
T
_
T
R
A
U
RX_PCS_DCS_P
TX_W2100
TX_W900
TX_GSM_LB
TX_GSM_HB
PRX_W2100_M
PRX_W2100_P
R0
R1
N
O
_
0
0
9
W
_
X
R
D
GPS_M
PRX_W900_M
RX_G850_M
RX_G850_P
N
O
_
S
W
A
_
0
0
1
2
_
X
R
D
M
D
M
_
M
D
_
B
S
U
USB_DM_MDM
USB_DP_MDM
M
D
M
_
P
D
_
B
S
U
AP_STATE_TEST
Y
D
R
M
_
C
P
I
_
1
I
P
S
Y
D
R
S
_
C
P
I
_
1
I
P
S
N
_
S
C
_
C
P
I
_
1
I
P
S
SPI2_IPC_MRDY
CP_STATE_TEST
SPI2_IPC_SRDY
N
_
G
A
L
F
_
T
E
S
E
R
_
M
D
M
N
_
S
C
_
C
P
I
_
2
I
P
S
K
C
S
_
C
P
I
_
2
I
P
S
O
S
I
M
_
C
P
I
_
2
I
P
S
I
S
O
M
_
C
P
I
_
2
I
P
S
ANT_SEL3
GPS_P
T
C
E
T
E
D
_
M
I
S
U
T
E
D
_
S
M
(Active high)
MDM6200 & MEMORY
[ JTAG Connector ]
JTAG MODE Selection
)
%
1
(
MCP MEMORY
ARM11
NO
JTAG
ETM
MODE[2:0]
000
USAGE
Native mode