6. BLOCK DIAGRAM
- 146 -
Copyright © 2012 LG Electronics. Inc. All right reserved.
Only for training and service purposes
LGE Internal Use Only
PACT
30
LGE Internal Use Only
2-2 RF Block Diagram ; Control signal and clocks
CP
XMM6260
Transceiver
PMB5712
VCTCXO
26MHz
PAM DCDC
RF6560
Transceiver PMU
RF6590
PAM
RF6260
ASM
BGSF18DM20
PA_RAMP
VRAMP
XO
AFC_DAC
SPI_CLK
CLK_ON
SYS_CLK
SYS_CLK_EN
REF_CLK_EN
SYS_CLK
SYSCLKEN
REF_CLK_EN
SPI_SS
SPI_DRW
SPI_CLK
CLK_ON
SPI_SS
SPI_DRW
DI3_SYS_CLK
DI3_SYS_CLK_EN
DI3_REF_CLK_EN
RESET_N
XRESET_N
RESET_N
SPI_CLK
SPI_SS
SPI_DRW
SPI_CLK
SPI_SS
SPI_DRW
SPI_CLK
SPI_SS
SPI_DRW
SCL
FRM
SDIO
SDI_CLK
SDI_EN
SDI_DATA
SPI_CLK
SPI_SS
SPI_DRW
PA_POW_DET
PA_RF
FB_AM
RF_OUT
PA_POW_DE
T
PA_RF
GPS
BCM4571
PA_RAMP
GPS_PWR_ON
26MHz_GPS_REF
PA_POW_DET
PA_RF
REGPU
GPS_CAL
RF Block Diagram ; Control signal and clocks