MachXO2 Breakout Board Evaluation Kit
Evaluation Board User Guide
© 2014-202
2
Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-02051-2.3
25
Appendix A. Schematic Diagrams
Note:
The schematics are drawn using the MachXO2-1200ZE device. Please consult Tables 3 through 6 for -1200 and -7000HE pin name and bank synonyms. Pin
numbers are correct for either device.
Figure A.1. Block Diagram
5
5
4
4
3
3
2
2
1
1
D
C
B
A
Power from USB 5V
BANK 3
BANK 1
BANK 0
FPGA
LCMXO2-7000HE-4TG144C or
LCMXO2-1200ZE-1TG144C
BANK 2
HEADER
HEADER
HEADER
I/Os + SPI
I/Os
I/Os
HEADER
I/Os + I2C
JTAG
RS232
USB
CONNECTOR
USB to
JTAG / RS232
LEDS(1-8)
ii
TTTitttllleee
ii
SSSizzzeee
Document Number
Rev
aa
D
D
Dattteee:::
SSShhheeeeeettt
ff
ooof
LCMXO2-7000HE-B-EVN or LCMXO2-1200ZE-B-EVN
A
BBB
111
555
Thursday, Apri
Thursday, April 21, 2011
l 21, 2011
SS
AXELSY
AXELSY
AXELSYS
Lattice MachXO2 1200ZE Breakout Board –
Block Diagram
Summary of Contents for MachXO2 Breakout Board
Page 33: ...www latticesemi com ...