![Kontron CP3003-SA User Manual Download Page 43](http://html1.mh-extra.com/html/kontron/cp3003-sa/cp3003-sa_user-manual_1996263043.webp)
CP3003-SA
Functional Description
ID 1052-6929, Rev. 3.0
Page 2 - 3
D R A F T — F O R I N T E R N A L U S E O N L Y
2.
Functional Description
2.1
Processor
The CP3003-SA supports the 3
rd
generation Intel® Core™ i7-3612QE quad-core processor
with 2.1 GHz, the 3
rd
generation Intel® Core™ i7-3555LE dual-core processor with 2.5 GHz
and the 3
rd
generation Intel® Core™ i7-3517UE dual-core processor with 1.7 GHz.
The 3
rd
generation Intel® Core™ i7 processors used on the CP3003-SA include an integrated
high-performance processor graphics controller and a DDR3 dual-channel memory controller
with ECC support as well as one x8 PCI Express interface operating at 5.0 GT/s. They support
various technologies, such as:
• Intel® Hyper-Threading Technology
• Intel® Turbo Boost Technology 2.0
• Intel® Enhanced SpeedStep® Technology
• Intel® Streaming SIMD Extensions 4.1 and 4.2
• Intel® 64 Architecture
• Execute Disable Bit
• Intel® Advanced Vector Extensions (Intel® AVX)
• Intel® Trusted Execution Technology (Intel® TXT)
• Intel® Virtualization Technology for Directed I/O (Intel® VT-d)
• Intel® Virtualization Technology (Intel® VT-x)
• Advanced Encryption Standard New Instructions (AES-NI)
The Intel® Hyper-Threading Technology allows one execution core to function as two logical
processors. When this feature is enabled in the uEFI BIOS, four processor cores are present
to the operating system. This results in higher processing throughput and improved perfor-
mance on the multithreaded software.
The Intel® Turbo Boost Technology and the Intel® Intelligent Power Sharing technology allow
the processor and the integrated graphics controller to opportunistically and automatically run
faster than its rated operating clock frequency if it is operating below power, temperature, and
current limits.
The Intel® Enhanced SpeedStep® technology enables real-time dynamic switching of the volt-
age and frequency between several modes. This is achieved by switching the bus ratios, the
core operating voltage, and the core processor speeds without resetting the system.
The Intel® Core™ i7 processsors used by the CP3003-SA have the following multi-level cache
structure:
• 64 kB L1 cache for each core
• 32 kB instruction cache / 32 kB data cache
• 256 kB L2 instruction/data cache for each core
• Up to 6 MB L3 shared instruction/data cache shared between both cores
Note ...
AES-NI is disabled in the standard BIOS. To support AES-NI on the CP3003 a
custom BIOS is required.