Keithley 7037, Instruction Manual

Page: 12 / 72

5 Operation
Figure 5-1 Limiting inductive reaction voltage............................................................................................................. 5-2
Figure 5-2 Limiting capacitive reaction current............................................................................................................ 5-2
Figure 5-3 Model 7001 channel status display.............................................................................................................. 5-3
Figure 5-4 Model 7022 channel status display (slot 1) ................................................................................................. 5-3
Figure 5-5 Channel display organization ...................................................................................................................... 5-3
Figure 5-6 Model 7037 programming channel assignments......................................................................................... 5-4
Figure 5-7 Path isolation resistance .............................................................................................................................. 5-8
Figure 5-8 Voltage attenuation by path isolation resistance ......................................................................................... 5-8
Figure 5-9 Power line ground loops.............................................................................................................................. 5-9
Figure 5-10 Eliminating ground loops ............................................................................................................................ 5-9
6 Service Information
Figure 6-1 Channel resistance testing ........................................................................................................................... 6-3
Figure 6-2 Offset current testing ................................................................................................................................... 6-4
Figure 6-3 Contact potential testing.............................................................................................................................. 6-5
Figure 6-4 Channel to channel testing........................................................................................................................... 6-6
Figure 6-5 Common-mode isolation testing.................................................................................................................. 6-8
Figure 6-6 Testing an input or output channel .............................................................................................................. 6-9
Figure 6-7 Model 7037 block diagram........................................................................................................................ 6-10
Figure 6-8 Start and stop sequences............................................................................................................................ 6-11
Figure 6-9 Transmit and acknowledge sequence ........................................................................................................ 6-11
vi